Skip to content

Commit 088de12

Browse files
sjakhadecdnsvinodkoul
authored andcommitted
dt-bindings: phy: cadence-torrent: Add optional input reference clock for PLL1
Add a new optional input reference clock (pll1_refclk) for PLL1. Update bindings to support dual reference clock multilink configurations. Signed-off-by: Swapnil Jakhade <sjakhade@cadence.com> Acked-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Reviewed-by: Roger Quadros <rogerq@kernel.org> Link: https://lore.kernel.org/r/20240104133013.2911035-2-sjakhade@cadence.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
1 parent 2668cae commit 088de12

1 file changed

Lines changed: 7 additions & 3 deletions

File tree

Documentation/devicetree/bindings/phy/phy-cadence-torrent.yaml

Lines changed: 7 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -35,14 +35,18 @@ properties:
3535
minItems: 1
3636
maxItems: 2
3737
description:
38-
PHY reference clock for 1 item. Must contain an entry in clock-names.
39-
Optional Parent to enable output reference clock.
38+
PHY input reference clocks - refclk (for PLL0) & pll1_refclk (for PLL1).
39+
pll1_refclk is optional and used for multi-protocol configurations requiring
40+
separate reference clock for each protocol.
41+
Same refclk is used for both PLL0 and PLL1 if no separate pll1_refclk is used.
42+
Optional parent clock (phy_en_refclk) to enable a reference clock output feature
43+
on some platforms to output either derived or received reference clock.
4044

4145
clock-names:
4246
minItems: 1
4347
items:
4448
- const: refclk
45-
- const: phy_en_refclk
49+
- enum: [ pll1_refclk, phy_en_refclk ]
4650

4751
reg:
4852
minItems: 1

0 commit comments

Comments
 (0)