Skip to content

Commit 40cc2b4

Browse files
Timur Kristófalexdeucher
authored andcommitted
drm/amdgpu/gmc8: Delegate VM faults to soft IRQ handler ring
On old GPUs, it may be an issue that handling the interrupts from VM faults is too slow and the interrupt handler (IH) ring may overflow, which can cause an eventual hang. Delegate the processing of all VM faults to the soft IRQ handler ring. As a result, we spend much less time in the IRQ handler that interacts with the HW IH ring, which significantly reduces the chance of hangs/reboots. Signed-off-by: Timur Kristóf <timur.kristof@gmail.com> Reviewed-by: Christian König <christian.koenig@amd.com> Signed-off-by: Christian König <christian.koenig@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
1 parent 8715a7a commit 40cc2b4

1 file changed

Lines changed: 6 additions & 0 deletions

File tree

drivers/gpu/drm/amd/amdgpu/gmc_v8_0.c

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1439,6 +1439,12 @@ static int gmc_v8_0_process_interrupt(struct amdgpu_device *adev,
14391439
return 0;
14401440
}
14411441

1442+
/* Delegate to the soft IRQ handler ring */
1443+
if (adev->irq.ih_soft.enabled && entry->ih != &adev->irq.ih_soft) {
1444+
amdgpu_irq_delegate(adev, entry, 4);
1445+
return 1;
1446+
}
1447+
14421448
addr = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_ADDR);
14431449
status = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_STATUS);
14441450
mc_client = RREG32(mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT);

0 commit comments

Comments
 (0)