Skip to content

Commit 4edc575

Browse files
krzkMani-Sadhasivam
authored andcommitted
dt-bindings: PCI: Correct example indentation
DTS example in the bindings should be indented with 2- or 4-spaces, so correct a mixture of different styles to keep consistent 4-spaces. Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Manivannan Sadhasivam <mani@kernel.org> Acked-by: Rob Herring (Arm) <robh@kernel.org> Link: https://patch.msgid.link/20250818142138.129327-2-krzysztof.kozlowski@linaro.org
1 parent 8f5ae30 commit 4edc575

2 files changed

Lines changed: 41 additions & 41 deletions

File tree

Documentation/devicetree/bindings/pci/amd,versal2-mdb-host.yaml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -116,6 +116,6 @@ examples:
116116
#address-cells = <0>;
117117
#interrupt-cells = <1>;
118118
interrupt-controller;
119-
};
119+
};
120120
};
121121
};

Documentation/devicetree/bindings/pci/qcom,pcie-sa8255p.yaml

Lines changed: 40 additions & 40 deletions
Original file line numberDiff line numberDiff line change
@@ -77,46 +77,46 @@ examples:
7777
#size-cells = <2>;
7878
7979
pci@1c00000 {
80-
compatible = "qcom,pcie-sa8255p";
81-
reg = <0x4 0x00000000 0 0x10000000>;
82-
device_type = "pci";
83-
#address-cells = <3>;
84-
#size-cells = <2>;
85-
ranges = <0x02000000 0x0 0x40100000 0x0 0x40100000 0x0 0x1ff00000>,
86-
<0x43000000 0x4 0x10100000 0x4 0x10100000 0x0 0x40000000>;
87-
bus-range = <0x00 0xff>;
88-
dma-coherent;
89-
linux,pci-domain = <0>;
90-
power-domains = <&scmi5_pd 0>;
91-
iommu-map = <0x0 &pcie_smmu 0x0000 0x1>,
92-
<0x100 &pcie_smmu 0x0001 0x1>;
93-
interrupt-parent = <&intc>;
94-
interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
95-
<GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>,
96-
<GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>,
97-
<GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>,
98-
<GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>,
99-
<GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>,
100-
<GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>,
101-
<GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
102-
interrupt-names = "msi0", "msi1", "msi2", "msi3",
103-
"msi4", "msi5", "msi6", "msi7";
104-
105-
#interrupt-cells = <1>;
106-
interrupt-map-mask = <0 0 0 0x7>;
107-
interrupt-map = <0 0 0 1 &intc GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
108-
<0 0 0 2 &intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
109-
<0 0 0 3 &intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>,
110-
<0 0 0 4 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
111-
112-
pcie@0 {
113-
device_type = "pci";
114-
reg = <0x0 0x0 0x0 0x0 0x0>;
115-
bus-range = <0x01 0xff>;
116-
117-
#address-cells = <3>;
118-
#size-cells = <2>;
119-
ranges;
80+
compatible = "qcom,pcie-sa8255p";
81+
reg = <0x4 0x00000000 0 0x10000000>;
82+
device_type = "pci";
83+
#address-cells = <3>;
84+
#size-cells = <2>;
85+
ranges = <0x02000000 0x0 0x40100000 0x0 0x40100000 0x0 0x1ff00000>,
86+
<0x43000000 0x4 0x10100000 0x4 0x10100000 0x0 0x40000000>;
87+
bus-range = <0x00 0xff>;
88+
dma-coherent;
89+
linux,pci-domain = <0>;
90+
power-domains = <&scmi5_pd 0>;
91+
iommu-map = <0x0 &pcie_smmu 0x0000 0x1>,
92+
<0x100 &pcie_smmu 0x0001 0x1>;
93+
interrupt-parent = <&intc>;
94+
interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>,
95+
<GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>,
96+
<GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>,
97+
<GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>,
98+
<GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>,
99+
<GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>,
100+
<GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>,
101+
<GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>;
102+
interrupt-names = "msi0", "msi1", "msi2", "msi3",
103+
"msi4", "msi5", "msi6", "msi7";
104+
105+
#interrupt-cells = <1>;
106+
interrupt-map-mask = <0 0 0 0x7>;
107+
interrupt-map = <0 0 0 1 &intc GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
108+
<0 0 0 2 &intc GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
109+
<0 0 0 3 &intc GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>,
110+
<0 0 0 4 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH>;
111+
112+
pcie@0 {
113+
device_type = "pci";
114+
reg = <0x0 0x0 0x0 0x0 0x0>;
115+
bus-range = <0x01 0xff>;
116+
117+
#address-cells = <3>;
118+
#size-cells = <2>;
119+
ranges;
120120
};
121121
};
122122
};

0 commit comments

Comments
 (0)