Skip to content

Commit 62ab7ac

Browse files
prabhakarladgeertu
authored andcommitted
dt-bindings: clock: renesas,r9a09g077: Add PCLKL core clock ID
Add the Peripheral Module Clock L (PCLKL) core clock ID for the RZ/T2H (R9A09G077) SoC. This clock is used by peripherals such as IIC, WDT, and others. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250617155757.149597-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 4e591b8 commit 62ab7ac

1 file changed

Lines changed: 1 addition & 0 deletions

File tree

include/dt-bindings/clock/renesas,r9a09g077-cpg-mssr.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,5 +23,6 @@
2323
#define R9A09G077_CLK_PCLKGPTL 11
2424
#define R9A09G077_CLK_PCLKH 12
2525
#define R9A09G077_CLK_PCLKM 13
26+
#define R9A09G077_CLK_PCLKL 14
2627

2728
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G077_CPG_H__ */

0 commit comments

Comments
 (0)