Skip to content

Commit 65e8b99

Browse files
E ShattowConchuOD
authored andcommitted
riscv: dts: starfive: jh7110: pciephy0 USB 3.0 configuration registers
StarFive JH7110 contains a Cadence USB2.0+USB3.0 controller IP block that may exclusively use pciephy0 for USB3.0 connectivity. Add the register offsets for the driver to enable/disable USB3.0 on pciephy0. Signed-off-by: E Shattow <e@freeshell.de> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
1 parent 57b5369 commit 65e8b99

1 file changed

Lines changed: 2 additions & 0 deletions

File tree

arch/riscv/boot/dts/starfive/jh7110.dtsi

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -611,6 +611,8 @@
611611
pciephy0: phy@10210000 {
612612
compatible = "starfive,jh7110-pcie-phy";
613613
reg = <0x0 0x10210000 0x0 0x10000>;
614+
starfive,sys-syscon = <&sys_syscon 0x18>;
615+
starfive,stg-syscon = <&stg_syscon 0x148 0x1f4>;
614616
#phy-cells = <0>;
615617
};
616618

0 commit comments

Comments
 (0)