Skip to content

Commit 7449d4d

Browse files
prabhakarladgeertu
authored andcommitted
arm64: dts: renesas: r9a09g057: Add XSPI node
Add XSPI node to RZ/V2H(P) ("R9A09G057") SoC DTSI. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://lore.kernel.org/20250704140823.163572-3-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 3b443f0 commit 7449d4d

1 file changed

Lines changed: 21 additions & 0 deletions

File tree

arch/arm64/boot/dts/renesas/r9a09g057.dtsi

Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -280,6 +280,27 @@
280280
resets = <&cpg 0x30>;
281281
};
282282

283+
xspi: spi@11030000 {
284+
compatible = "renesas,r9a09g057-xspi", "renesas,r9a09g047-xspi";
285+
reg = <0 0x11030000 0 0x10000>,
286+
<0 0x20000000 0 0x10000000>;
287+
reg-names = "regs", "dirmap";
288+
interrupts = <GIC_SPI 228 IRQ_TYPE_EDGE_RISING>,
289+
<GIC_SPI 229 IRQ_TYPE_EDGE_RISING>;
290+
interrupt-names = "pulse", "err_pulse";
291+
clocks = <&cpg CPG_MOD 0x9f>,
292+
<&cpg CPG_MOD 0xa0>,
293+
<&cpg CPG_CORE R9A09G057_SPI_CLK_SPI>,
294+
<&cpg CPG_MOD 0xa1>;
295+
clock-names = "ahb", "axi", "spi", "spix2";
296+
resets = <&cpg 0xa3>, <&cpg 0xa4>;
297+
reset-names = "hresetn", "aresetn";
298+
power-domains = <&cpg>;
299+
#address-cells = <1>;
300+
#size-cells = <0>;
301+
status = "disabled";
302+
};
303+
283304
dmac0: dma-controller@11400000 {
284305
compatible = "renesas,r9a09g057-dmac";
285306
reg = <0 0x11400000 0 0x10000>;

0 commit comments

Comments
 (0)