Skip to content

Commit 759426c

Browse files
xhackerustcarndb
authored andcommitted
riscv: dts: thead: set dma-noncoherent to soc bus
riscv select ARCH_DMA_DEFAULT_COHERENT by default, and th1520 isn't dma coherent, so set dma-noncoherent to reflect this fact. Signed-off-by: Jisheng Zhang <jszhang@kernel.org> Tested-by: Drew Fustini <dfustini@baylibre.com> Reviewed-by: Guo Ren <guoren@kernel.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
1 parent e4078eb commit 759426c

1 file changed

Lines changed: 1 addition & 0 deletions

File tree

arch/riscv/boot/dts/thead/th1520.dtsi

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -139,6 +139,7 @@
139139
interrupt-parent = <&plic>;
140140
#address-cells = <2>;
141141
#size-cells = <2>;
142+
dma-noncoherent;
142143
ranges;
143144

144145
plic: interrupt-controller@ffd8000000 {

0 commit comments

Comments
 (0)