Skip to content

Commit 987040d

Browse files
bijudasgeertu
authored andcommitted
arm64: dts: renesas: r9a09g047: Add pincontrol node
Add pincontrol node to RZ/G3E ("R9A09G047") SoC DTSI. Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Link: https://lore.kernel.org/20241216195325.164212-7-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 6e52642 commit 987040d

1 file changed

Lines changed: 13 additions & 0 deletions

File tree

arch/arm64/boot/dts/renesas/r9a09g047.dtsi

Lines changed: 13 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -131,6 +131,19 @@
131131
#size-cells = <2>;
132132
ranges;
133133

134+
pinctrl: pinctrl@10410000 {
135+
compatible = "renesas,r9a09g047-pinctrl";
136+
reg = <0 0x10410000 0 0x10000>;
137+
clocks = <&cpg CPG_CORE R9A09G047_IOTOP_0_SHCLK>;
138+
gpio-controller;
139+
#gpio-cells = <2>;
140+
gpio-ranges = <&pinctrl 0 0 232>;
141+
#interrupt-cells = <2>;
142+
interrupt-controller;
143+
power-domains = <&cpg>;
144+
resets = <&cpg 0xa5>, <&cpg 0xa6>;
145+
};
146+
134147
cpg: clock-controller@10420000 {
135148
compatible = "renesas,r9a09g047-cpg";
136149
reg = <0 0x10420000 0 0x10000>;

0 commit comments

Comments
 (0)