Skip to content

Commit a21d2cc

Browse files
Heiko Stuebnermmind
authored andcommitted
arm64: dts: rockchip: set correct pwm0 pinctrl on rk3588-tiger
PWM0 on rk3588-tiger is connected to the BLT_CTRL pin of the Q7 connector meant as the name implies to control a backlight device. Therefore set the correct M1 pinctrl variant for it. The M0 variant cannot ever be used because that pin is routed to a connector pin on the Q7 connector that is reserved for CAN use and the pin reachable by the M2 variant is reserved for the embedded MCU on the SoM. Fixes: 6173ef2 ("arm64: dts: rockchip: add RK3588-Q7 (Tiger) SoM") Signed-off-by: Heiko Stuebner <heiko.stuebner@cherry.de> Reviewed-by: Quentin Schulz <quentin.schulz@cherry.de> Link: https://lore.kernel.org/r/20240603192254.2441025-1-heiko@sntech.de Signed-off-by: Heiko Stuebner <heiko@sntech.de>
1 parent d2a52f6 commit a21d2cc

1 file changed

Lines changed: 5 additions & 0 deletions

File tree

arch/arm64/boot/dts/rockchip/rk3588-tiger.dtsi

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -344,6 +344,11 @@
344344
};
345345
};
346346

347+
&pwm0 {
348+
pinctrl-0 = <&pwm0m1_pins>;
349+
pinctrl-names = "default";
350+
};
351+
347352
&saradc {
348353
vref-supply = <&vcc_1v8_s0>;
349354
status = "okay";

0 commit comments

Comments
 (0)