Skip to content

Commit d93ea1d

Browse files
committed
drm/i915/cdclk: abstract intel_cdclk_min_cdclk()
Add intel_cdclk_min_cdclk() helper to avoid looking at struct intel_cdclk_state internals outside of intel_cdclk.c. Reviewed-by: Imre Deak <imre.deak@intel.com> Link: https://lore.kernel.org/r/af768e7fc32d8fa8ddcbbe2683266c30ae3b925d.1750847509.git.jani.nikula@intel.com Signed-off-by: Jani Nikula <jani.nikula@intel.com>
1 parent 59406bd commit d93ea1d

3 files changed

Lines changed: 8 additions & 2 deletions

File tree

drivers/gpu/drm/i915/display/intel_cdclk.c

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3839,3 +3839,8 @@ int intel_cdclk_logical(const struct intel_cdclk_state *cdclk_state)
38393839
{
38403840
return cdclk_state->logical.cdclk;
38413841
}
3842+
3843+
int intel_cdclk_min_cdclk(const struct intel_cdclk_state *cdclk_state, enum pipe pipe)
3844+
{
3845+
return cdclk_state->min_cdclk[pipe];
3846+
}

drivers/gpu/drm/i915/display/intel_cdclk.h

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -98,5 +98,6 @@ int intel_cdclk_init(struct intel_display *display);
9898
void intel_cdclk_debugfs_register(struct intel_display *display);
9999

100100
int intel_cdclk_logical(const struct intel_cdclk_state *cdclk_state);
101+
int intel_cdclk_min_cdclk(const struct intel_cdclk_state *cdclk_state, enum pipe pipe);
101102

102103
#endif /* __INTEL_CDCLK_H__ */

drivers/gpu/drm/i915/display/intel_plane.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -333,15 +333,15 @@ int intel_plane_calc_min_cdclk(struct intel_atomic_state *state,
333333
* display blinking due to constant cdclk changes.
334334
*/
335335
if (new_crtc_state->min_cdclk[plane->id] <=
336-
cdclk_state->min_cdclk[crtc->pipe])
336+
intel_cdclk_min_cdclk(cdclk_state, crtc->pipe))
337337
return 0;
338338

339339
drm_dbg_kms(display->drm,
340340
"[PLANE:%d:%s] min cdclk (%d kHz) > [CRTC:%d:%s] min cdclk (%d kHz)\n",
341341
plane->base.base.id, plane->base.name,
342342
new_crtc_state->min_cdclk[plane->id],
343343
crtc->base.base.id, crtc->base.name,
344-
cdclk_state->min_cdclk[crtc->pipe]);
344+
intel_cdclk_min_cdclk(cdclk_state, crtc->pipe));
345345
*need_cdclk_calc = true;
346346

347347
return 0;

0 commit comments

Comments
 (0)