Skip to content

Commit 024d8f4

Browse files
petegriffinkrzk
authored andcommitted
arm64: dts: exynos: gs101: add cmu_dpu and sysreg_dpu dt nodes
Enable the cmu_dpu clock management unit. It feeds some of the display IPs. Additionally add the sysreg_dpu node which contains the BUSCOMPONENT_DRCG_EN and MEMCLK registers required by cmu_dpu to enable dynamic root clock gating of bus components. Reviewed-by: André Draszik <andre.draszik@linaro.org> Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Link: https://patch.msgid.link/20260113-dpu-clocks-v3-5-cb85424f2c72@linaro.org Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
1 parent 791d342 commit 024d8f4

1 file changed

Lines changed: 17 additions & 0 deletions

File tree

arch/arm64/boot/dts/exynos/google/gs101.dtsi

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1815,6 +1815,23 @@
18151815
status = "disabled";
18161816
};
18171817

1818+
cmu_dpu: clock-controller@1c000000 {
1819+
compatible = "google,gs101-cmu-dpu";
1820+
reg = <0x1c000000 0x10000>;
1821+
#clock-cells = <1>;
1822+
1823+
clocks = <&ext_24_5m>,
1824+
<&cmu_top CLK_DOUT_CMU_DPU_BUS>;
1825+
clock-names = "oscclk", "bus";
1826+
samsung,sysreg = <&sysreg_dpu>;
1827+
};
1828+
1829+
sysreg_dpu: syscon@1c020000 {
1830+
compatible = "google,gs101-dpu-sysreg", "syscon";
1831+
reg = <0x1c020000 0x10000>;
1832+
clocks = <&cmu_dpu CLK_GOUT_DPU_SYSREG_DPU_PCLK>;
1833+
};
1834+
18181835
cmu_top: clock-controller@1e080000 {
18191836
compatible = "google,gs101-cmu-top";
18201837
reg = <0x1e080000 0x10000>;

0 commit comments

Comments
 (0)