Skip to content

Commit 03bbb39

Browse files
akemnadeShawn Guo
authored andcommitted
ARM: dts: imx: imx6sll-kobo-clara2e: add regulator for EPD
Now there is a driver and binding for the JD9930, so add the information to the devicetree for revision b. Signed-off-by: Andreas Kemnade <andreas@kemnade.info> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
1 parent e828024 commit 03bbb39

1 file changed

Lines changed: 60 additions & 1 deletion

File tree

arch/arm/boot/dts/nxp/imx/imx6sll-kobo-clara2e-b.dts

Lines changed: 60 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -16,8 +16,67 @@
1616
/ {
1717
model = "Kobo Clara 2E";
1818
compatible = "kobo,clara2e-b", "kobo,clara2e", "fsl,imx6sll";
19+
20+
epd_pmic_supply: regulator-epd-pmic-in {
21+
compatible = "regulator-fixed";
22+
pinctrl-names = "default";
23+
pinctrl-0 = <&pinctrl_epd_pmic_supply>;
24+
regulator-name = "epd_pmic_supply";
25+
gpio = <&gpio2 14 GPIO_ACTIVE_HIGH>;
26+
enable-active-high;
27+
startup-delay-us = <20000>;
28+
};
1929
};
2030

2131
&i2c2 {
22-
/* EPD PMIC JD9930 at 0x18 */
32+
jd9930: pmic@18 {
33+
compatible = "fitipower,jd9930", "fitipower,fp9931";
34+
reg = <0x18>;
35+
pinctrl-names = "default";
36+
pinctrl-0 = <&pinctrl_jd9930_gpio>;
37+
vin-supply = <&epd_pmic_supply>;
38+
pg-gpios = <&gpio2 7 GPIO_ACTIVE_HIGH>;
39+
en-ts-gpios = <&gpio2 9 GPIO_ACTIVE_HIGH>;
40+
enable-gpios = <&gpio2 8 GPIO_ACTIVE_HIGH>;
41+
fitipower,tdly-ms = <2 2 2 2>;
42+
43+
regulators {
44+
vcom_reg: vcom {
45+
regulator-name = "vcom";
46+
/*
47+
* For optimal performance these should be
48+
* tuned on a per batch basis e.g. using
49+
* overlays.
50+
*/
51+
regulator-min-microvolt = <2352840>;
52+
regulator-max-microvolt = <2352840>;
53+
};
54+
55+
vposneg_reg: vposneg {
56+
regulator-name = "vposneg";
57+
regulator-min-microvolt = <15060000>;
58+
regulator-max-microvolt = <15060000>;
59+
};
60+
61+
v3p3_reg: v3p3 {
62+
regulator-name = "v3p3";
63+
};
64+
};
65+
};
66+
};
67+
68+
&iomuxc {
69+
pinctrl_jd9930_gpio: jd9930-gpiogrp {
70+
fsl,pins = <
71+
MX6SLL_PAD_EPDC_PWR_CTRL0__GPIO2_IO07 0x17059 /* PG */
72+
MX6SLL_PAD_EPDC_PWR_CTRL1__GPIO2_IO08 0x40010059 /* EN */
73+
MX6SLL_PAD_EPDC_PWR_CTRL2__GPIO2_IO09 0x40010059 /* EN_TS */
74+
>;
75+
};
76+
77+
pinctrl_epd_pmic_supply: epd-pmic-supplygrp {
78+
fsl,pins = <
79+
MX6SLL_PAD_EPDC_PWR_WAKE__GPIO2_IO14 0x40010059
80+
>;
81+
};
2382
};

0 commit comments

Comments
 (0)