|
76 | 76 |
|
77 | 77 | /* Abbreviated from Intel SDM name IA32_CORE_CAPABILITIES */ |
78 | 78 | #define MSR_IA32_CORE_CAPS 0x000000cf |
| 79 | +#define MSR_IA32_CORE_CAPS_INTEGRITY_CAPS_BIT 2 |
| 80 | +#define MSR_IA32_CORE_CAPS_INTEGRITY_CAPS BIT(MSR_IA32_CORE_CAPS_INTEGRITY_CAPS_BIT) |
79 | 81 | #define MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT 5 |
80 | 82 | #define MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT BIT(MSR_IA32_CORE_CAPS_SPLIT_LOCK_DETECT_BIT) |
81 | 83 |
|
|
154 | 156 | #define MSR_IA32_POWER_CTL 0x000001fc |
155 | 157 | #define MSR_IA32_POWER_CTL_BIT_EE 19 |
156 | 158 |
|
| 159 | +/* Abbreviated from Intel SDM name IA32_INTEGRITY_CAPABILITIES */ |
| 160 | +#define MSR_INTEGRITY_CAPS 0x000002d9 |
| 161 | +#define MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT 4 |
| 162 | +#define MSR_INTEGRITY_CAPS_PERIODIC_BIST BIT(MSR_INTEGRITY_CAPS_PERIODIC_BIST_BIT) |
| 163 | + |
157 | 164 | #define MSR_LBR_NHM_FROM 0x00000680 |
158 | 165 | #define MSR_LBR_NHM_TO 0x000006c0 |
159 | 166 | #define MSR_LBR_CORE_FROM 0x00000040 |
|
312 | 319 |
|
313 | 320 | /* Run Time Average Power Limiting (RAPL) Interface */ |
314 | 321 |
|
| 322 | +#define MSR_VR_CURRENT_CONFIG 0x00000601 |
315 | 323 | #define MSR_RAPL_POWER_UNIT 0x00000606 |
316 | 324 |
|
317 | 325 | #define MSR_PKG_POWER_LIMIT 0x00000610 |
|
502 | 510 | #define MSR_AMD64_SEV 0xc0010131 |
503 | 511 | #define MSR_AMD64_SEV_ENABLED_BIT 0 |
504 | 512 | #define MSR_AMD64_SEV_ES_ENABLED_BIT 1 |
| 513 | +#define MSR_AMD64_SEV_SNP_ENABLED_BIT 2 |
505 | 514 | #define MSR_AMD64_SEV_ENABLED BIT_ULL(MSR_AMD64_SEV_ENABLED_BIT) |
506 | 515 | #define MSR_AMD64_SEV_ES_ENABLED BIT_ULL(MSR_AMD64_SEV_ES_ENABLED_BIT) |
| 516 | +#define MSR_AMD64_SEV_SNP_ENABLED BIT_ULL(MSR_AMD64_SEV_SNP_ENABLED_BIT) |
507 | 517 |
|
508 | 518 | #define MSR_AMD64_VIRT_SPEC_CTRL 0xc001011f |
509 | 519 |
|
|
524 | 534 | #define AMD_CPPC_DES_PERF(x) (((x) & 0xff) << 16) |
525 | 535 | #define AMD_CPPC_ENERGY_PERF_PREF(x) (((x) & 0xff) << 24) |
526 | 536 |
|
| 537 | +/* AMD Performance Counter Global Status and Control MSRs */ |
| 538 | +#define MSR_AMD64_PERF_CNTR_GLOBAL_STATUS 0xc0000300 |
| 539 | +#define MSR_AMD64_PERF_CNTR_GLOBAL_CTL 0xc0000301 |
| 540 | +#define MSR_AMD64_PERF_CNTR_GLOBAL_STATUS_CLR 0xc0000302 |
| 541 | + |
527 | 542 | /* Fam 17h MSRs */ |
528 | 543 | #define MSR_F17H_IRPERF 0xc00000e9 |
529 | 544 |
|
|
688 | 703 | #define MSR_IA32_PERF_CTL 0x00000199 |
689 | 704 | #define INTEL_PERF_CTL_MASK 0xffff |
690 | 705 |
|
| 706 | +/* AMD Branch Sampling configuration */ |
| 707 | +#define MSR_AMD_DBG_EXTN_CFG 0xc000010f |
| 708 | +#define MSR_AMD_SAMP_BR_FROM 0xc0010300 |
| 709 | + |
691 | 710 | #define MSR_IA32_MPERF 0x000000e7 |
692 | 711 | #define MSR_IA32_APERF 0x000000e8 |
693 | 712 |
|
|
0 commit comments