Skip to content

Commit 13d3fe2

Browse files
jbrun3tsuperna9999
authored andcommitted
arm64: dts: amlogic: axg: assign the MMC signal clocks
The amlogic MMC driver operate with the assumption that MMC clock is configured to provide 24MHz. It uses this path for low rates such as 400kHz. Assign the clocks to make sure they are properly configured Fixes: 221cf34 ("ARM64: dts: meson-axg: enable the eMMC controller") Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Reviewed-by: Neil Armstrong <neil.armstrong@linaro.org> Link: https://patch.msgid.link/20260114-amlogic-mmc-clocks-followup-v1-3-a999fafbe0aa@baylibre.com Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org>
1 parent c6ccd0d commit 13d3fe2

1 file changed

Lines changed: 6 additions & 0 deletions

File tree

arch/arm64/boot/dts/amlogic/meson-axg.dtsi

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1960,6 +1960,9 @@
19601960
<&clkc CLKID_FCLK_DIV2>;
19611961
clock-names = "core", "clkin0", "clkin1";
19621962
resets = <&reset RESET_SD_EMMC_B>;
1963+
1964+
assigned-clocks = <&clkc CLKID_SD_EMMC_B_CLK0>;
1965+
assigned-clock-rates = <24000000>;
19631966
};
19641967

19651968
sd_emmc_c: mmc@7000 {
@@ -1972,6 +1975,9 @@
19721975
<&clkc CLKID_FCLK_DIV2>;
19731976
clock-names = "core", "clkin0", "clkin1";
19741977
resets = <&reset RESET_SD_EMMC_C>;
1978+
1979+
assigned-clocks = <&clkc CLKID_SD_EMMC_C_CLK0>;
1980+
assigned-clock-rates = <24000000>;
19751981
};
19761982

19771983
nfc: nand-controller@7800 {

0 commit comments

Comments
 (0)