Skip to content

Commit 15e3ce5

Browse files
robherringkrzk
authored andcommitted
arm64: dts: cavium: thunder-88xx: Add missing PL011 "uartclk"
The PL011 IP has 2 clock inputs for UART core/baud and APB bus. The Thunder2 SoC is missing the core "uartclk". In this case, the Linux driver uses single clock for both clock inputs. Let's assume that's how the h/w is wired and make the DT reflect that. Signed-off-by: Rob Herring (Arm) <robh@kernel.org> Link: https://patch.msgid.link/20251216180136.2794105-2-robh@kernel.org Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
1 parent 22fbe6e commit 15e3ce5

1 file changed

Lines changed: 4 additions & 4 deletions

File tree

arch/arm64/boot/dts/cavium/thunder-88xx.dtsi

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -401,16 +401,16 @@
401401
compatible = "arm,pl011", "arm,primecell";
402402
reg = <0x87e0 0x24000000 0x0 0x1000>;
403403
interrupts = <1 21 4>;
404-
clocks = <&refclk50mhz>;
405-
clock-names = "apb_pclk";
404+
clocks = <&refclk50mhz>, <&refclk50mhz>;
405+
clock-names = "uartclk", "apb_pclk";
406406
};
407407

408408
uaa1: serial@87e025000000 {
409409
compatible = "arm,pl011", "arm,primecell";
410410
reg = <0x87e0 0x25000000 0x0 0x1000>;
411411
interrupts = <1 22 4>;
412-
clocks = <&refclk50mhz>;
413-
clock-names = "apb_pclk";
412+
clocks = <&refclk50mhz>, <&refclk50mhz>;
413+
clock-names = "uartclk", "apb_pclk";
414414
};
415415
};
416416
};

0 commit comments

Comments
 (0)