Skip to content

Commit 1606e81

Browse files
prabhakarladgeertu
authored andcommitted
clk: renesas: rzg2l: Fix off-by-one check in rzg2l_cpg_clk_src_twocell_get()
Fix clock index out of range check for module clocks in rzg2l_cpg_clk_src_twocell_get(). Fixes: ef3c613 ("clk: renesas: Add CPG core wrapper for RZ/G2L SoC") Reported-by: Dan Carpenter <dan.carpenter@oracle.com> Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Link: https://lore.kernel.org/r/20210617155432.18827-1-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent e37868f commit 1606e81

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

drivers/clk/renesas/renesas-rzg2l-cpg.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -222,7 +222,7 @@ static struct clk
222222

223223
case CPG_MOD:
224224
type = "module";
225-
if (clkidx > priv->num_mod_clks) {
225+
if (clkidx >= priv->num_mod_clks) {
226226
dev_err(dev, "Invalid %s clock index %u\n", type,
227227
clkidx);
228228
return ERR_PTR(-EINVAL);

0 commit comments

Comments
 (0)