Skip to content

Commit 18649ff

Browse files
docularxuConchuOD
authored andcommitted
riscv: dts: anlogic: dr1v90: Add "b" ISA extension
"b" is ratified (Apr/2024) much later than its components zba/zbb/zbs (Jun/2021). With "b" added into riscv/extensions.yaml, a dependency checking rule is now enforced, which requires that when zba, zbb, and zbs are all specified, "b" must be added as well. Failing to do this will cause dtbs_check schema check warnings. According to uabi.rst, as a single-letter extension, "b" should be added after "c" in canonical order. Update dr1v90.dtsi to conform to this rule. Line balancing is performed to improve readability. Signed-off-by: Guodong Xu <guodong@riscstar.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
1 parent a36b2aa commit 18649ff

1 file changed

Lines changed: 3 additions & 2 deletions

File tree

arch/riscv/boot/dts/anlogic/dr1v90.dtsi

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -27,8 +27,9 @@
2727
mmu-type = "riscv,sv39";
2828
reg = <0>;
2929
riscv,isa-base = "rv64i";
30-
riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "zba", "zbb", "zbc",
31-
"zbkc", "zbs", "zicntr", "zicsr", "zifencei",
30+
riscv,isa-extensions = "i", "m", "a", "f", "d", "c", "b",
31+
"zba", "zbb", "zbc", "zbkc", "zbs",
32+
"zicntr", "zicsr", "zifencei",
3233
"zihintpause", "zihpm";
3334

3435
cpu0_intc: interrupt-controller {

0 commit comments

Comments
 (0)