@@ -34,38 +34,55 @@ static const struct spi_nor_fixups gd25q256_fixups = {
3434};
3535
3636static const struct flash_info gigadevice_nor_parts [] = {
37- { "gd25q16" , INFO (0xc84015 , 0 , 64 * 1024 , 32 )
38- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB )
39- NO_SFDP_FLAGS (SECT_4K | SPI_NOR_DUAL_READ |
40- SPI_NOR_QUAD_READ ) },
41- { "gd25q32" , INFO (0xc84016 , 0 , 64 * 1024 , 64 )
42- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB )
43- NO_SFDP_FLAGS (SECT_4K | SPI_NOR_DUAL_READ |
44- SPI_NOR_QUAD_READ ) },
45- { "gd25lq32" , INFO (0xc86016 , 0 , 64 * 1024 , 64 )
46- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB )
47- NO_SFDP_FLAGS (SECT_4K | SPI_NOR_DUAL_READ |
48- SPI_NOR_QUAD_READ ) },
49- { "gd25q64" , INFO (0xc84017 , 0 , 64 * 1024 , 128 )
50- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB )
51- NO_SFDP_FLAGS (SECT_4K | SPI_NOR_DUAL_READ |
52- SPI_NOR_QUAD_READ ) },
53- { "gd25lq64c" , INFO (0xc86017 , 0 , 64 * 1024 , 128 )
54- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB )
55- NO_SFDP_FLAGS (SECT_4K | SPI_NOR_DUAL_READ |
56- SPI_NOR_QUAD_READ ) },
57- { "gd25lq128d" , INFO (0xc86018 , 0 , 64 * 1024 , 256 )
58- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB )
59- NO_SFDP_FLAGS (SECT_4K | SPI_NOR_DUAL_READ |
60- SPI_NOR_QUAD_READ ) },
61- { "gd25q128" , INFO (0xc84018 , 0 , 64 * 1024 , 256 )
62- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB )
63- NO_SFDP_FLAGS (SECT_4K | SPI_NOR_DUAL_READ |
64- SPI_NOR_QUAD_READ ) },
65- { "gd25q256" , INFO (0xc84019 , 0 , 64 * 1024 , 0 )
66- FLAGS (SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB | SPI_NOR_TB_SR_BIT6 )
67- FIXUP_FLAGS (SPI_NOR_4B_OPCODES )
68- .fixups = & gd25q256_fixups },
37+ {
38+ .id = SNOR_ID (0xc8 , 0x40 , 0x15 ),
39+ .name = "gd25q16" ,
40+ .size = SZ_2M ,
41+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB ,
42+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
43+ }, {
44+ .id = SNOR_ID (0xc8 , 0x40 , 0x16 ),
45+ .name = "gd25q32" ,
46+ .size = SZ_4M ,
47+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB ,
48+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
49+ }, {
50+ .id = SNOR_ID (0xc8 , 0x60 , 0x16 ),
51+ .name = "gd25lq32" ,
52+ .size = SZ_4M ,
53+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB ,
54+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
55+ }, {
56+ .id = SNOR_ID (0xc8 , 0x40 , 0x17 ),
57+ .name = "gd25q64" ,
58+ .size = SZ_8M ,
59+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB ,
60+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
61+ }, {
62+ .id = SNOR_ID (0xc8 , 0x60 , 0x17 ),
63+ .name = "gd25lq64c" ,
64+ .size = SZ_8M ,
65+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB ,
66+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
67+ }, {
68+ .id = SNOR_ID (0xc8 , 0x60 , 0x18 ),
69+ .name = "gd25lq128d" ,
70+ .size = SZ_16M ,
71+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB ,
72+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
73+ }, {
74+ .id = SNOR_ID (0xc8 , 0x40 , 0x18 ),
75+ .name = "gd25q128" ,
76+ .size = SZ_16M ,
77+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB ,
78+ .no_sfdp_flags = SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ ,
79+ }, {
80+ .id = SNOR_ID (0xc8 , 0x40 , 0x19 ),
81+ .name = "gd25q256" ,
82+ .flags = SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB | SPI_NOR_TB_SR_BIT6 ,
83+ .fixups = & gd25q256_fixups ,
84+ .fixup_flags = SPI_NOR_4B_OPCODES ,
85+ },
6986};
7087
7188const struct spi_nor_manufacturer spi_nor_gigadevice = {
0 commit comments