Skip to content

Commit 2e86e63

Browse files
Rajendra Nayakandersson
authored andcommitted
arm64: defconfig: Enable X1E80100 SoC base configs
Enable GCC, Pinctrl and Interconnect configs for Qualcomm's X1E80100 SoC which is required to boot X1E80100 QCP/CRD boards to a console shell. The configs are required to be marked as builtin and not modules due to the console driver dependencies. Signed-off-by: Rajendra Nayak <quic_rjendra@quicinc.com> Co-developed-by: Sibi Sankar <quic_sibis@quicinc.com> Signed-off-by: Sibi Sankar <quic_sibis@quicinc.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20231205062403.14848-6-quic_sibis@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
1 parent 48a9ba5 commit 2e86e63

1 file changed

Lines changed: 3 additions & 0 deletions

File tree

arch/arm64/configs/defconfig

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -619,6 +619,7 @@ CONFIG_PINCTRL_SC8280XP_LPASS_LPI=m
619619
CONFIG_PINCTRL_SM8550=y
620620
CONFIG_PINCTRL_SM8650=y
621621
CONFIG_PINCTRL_SM8550_LPASS_LPI=m
622+
CONFIG_PINCTRL_X1E80100=y
622623
CONFIG_PINCTRL_LPASS_LPI=m
623624
CONFIG_GPIO_AGGREGATOR=m
624625
CONFIG_GPIO_ALTERA=m
@@ -1224,6 +1225,7 @@ CONFIG_COMMON_CLK_MT8192_SCP_ADSP=y
12241225
CONFIG_COMMON_CLK_MT8192_VDECSYS=y
12251226
CONFIG_COMMON_CLK_MT8192_VENCSYS=y
12261227
CONFIG_COMMON_CLK_QCOM=y
1228+
CONFIG_CLK_X1E80100_GCC=y
12271229
CONFIG_QCOM_A53PLL=y
12281230
CONFIG_QCOM_CLK_APCS_MSM8916=y
12291231
CONFIG_QCOM_CLK_APCC_MSM8996=y
@@ -1540,6 +1542,7 @@ CONFIG_INTERCONNECT_QCOM_SM8350=m
15401542
CONFIG_INTERCONNECT_QCOM_SM8450=y
15411543
CONFIG_INTERCONNECT_QCOM_SM8550=y
15421544
CONFIG_INTERCONNECT_QCOM_SM8650=y
1545+
CONFIG_INTERCONNECT_QCOM_X1E80100=y
15431546
CONFIG_COUNTER=m
15441547
CONFIG_RZ_MTU3_CNT=m
15451548
CONFIG_HTE=y

0 commit comments

Comments
 (0)