Skip to content

Commit 32b5361

Browse files
lijuanggLinus Walleij
authored andcommitted
pinctrl: qcom: correct the ngpios entry for QCS8300
Correct the ngpios entry to account for the UFS_RESET pin, which is expected to be wired to the reset pin of the primary UFS memory and is exported as GPIOs in addition to the real GPIOs, allowing the UFS driver to toggle it. Fixes: 0c4cd2c ("pinctrl: qcom: add the tlmm driver for QCS8300 platforms") Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Signed-off-by: Lijuan Gao <quic_lijuang@quicinc.com> Link: https://lore.kernel.org/20250506-correct_gpio_ranges-v3-4-49a7d292befa@quicinc.com Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
1 parent d18cdb9 commit 32b5361

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

drivers/pinctrl/qcom/pinctrl-qcs8300.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1204,7 +1204,7 @@ static const struct msm_pinctrl_soc_data qcs8300_pinctrl = {
12041204
.nfunctions = ARRAY_SIZE(qcs8300_functions),
12051205
.groups = qcs8300_groups,
12061206
.ngroups = ARRAY_SIZE(qcs8300_groups),
1207-
.ngpios = 133,
1207+
.ngpios = 134,
12081208
.wakeirq_map = qcs8300_pdc_map,
12091209
.nwakeirq_map = ARRAY_SIZE(qcs8300_pdc_map),
12101210
.egpio_func = 11,

0 commit comments

Comments
 (0)