Skip to content

Commit 3d70b98

Browse files
esmilConchuOD
authored andcommitted
dt-bindings: cache: sifive,ccache0: Add StarFive JH7100 compatible
This cache controller is also used on the StarFive JH7100 SoC. Unfortunately it needs a quirk to work properly, so add dedicated compatible string to be able to match it. Signed-off-by: Emil Renner Berthing <emil.renner.berthing@canonical.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
1 parent 971f128 commit 3d70b98

1 file changed

Lines changed: 5 additions & 1 deletion

File tree

Documentation/devicetree/bindings/cache/sifive,ccache0.yaml

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -38,7 +38,9 @@ properties:
3838
- sifive,fu740-c000-ccache
3939
- const: cache
4040
- items:
41-
- const: starfive,jh7110-ccache
41+
- enum:
42+
- starfive,jh7100-ccache
43+
- starfive,jh7110-ccache
4244
- const: sifive,ccache0
4345
- const: cache
4446
- items:
@@ -88,6 +90,7 @@ allOf:
8890
contains:
8991
enum:
9092
- sifive,fu740-c000-ccache
93+
- starfive,jh7100-ccache
9194
- starfive,jh7110-ccache
9295
- microchip,mpfs-ccache
9396

@@ -111,6 +114,7 @@ allOf:
111114
contains:
112115
enum:
113116
- sifive,fu740-c000-ccache
117+
- starfive,jh7100-ccache
114118
- starfive,jh7110-ccache
115119

116120
then:

0 commit comments

Comments
 (0)