@@ -556,6 +556,30 @@ static const struct clk_rpmh_desc clk_rpmh_sm6350 = {
556556 .num_clks = ARRAY_SIZE (sm6350_rpmh_clocks ),
557557};
558558
559+ DEFINE_CLK_RPMH_VRM (sdx65 , ln_bb_clk1 , ln_bb_clk1_ao , "lnbclka1" , 4 );
560+
561+ static struct clk_hw * sdx65_rpmh_clocks [] = {
562+ [RPMH_CXO_CLK ] = & sc7280_bi_tcxo .hw ,
563+ [RPMH_CXO_CLK_A ] = & sc7280_bi_tcxo_ao .hw ,
564+ [RPMH_LN_BB_CLK1 ] = & sdx65_ln_bb_clk1 .hw ,
565+ [RPMH_LN_BB_CLK1_A ] = & sdx65_ln_bb_clk1_ao .hw ,
566+ [RPMH_RF_CLK1 ] = & sdm845_rf_clk1 .hw ,
567+ [RPMH_RF_CLK1_A ] = & sdm845_rf_clk1_ao .hw ,
568+ [RPMH_RF_CLK2 ] = & sdm845_rf_clk2 .hw ,
569+ [RPMH_RF_CLK2_A ] = & sdm845_rf_clk2_ao .hw ,
570+ [RPMH_RF_CLK3 ] = & sdm845_rf_clk3 .hw ,
571+ [RPMH_RF_CLK3_A ] = & sdm845_rf_clk3_ao .hw ,
572+ [RPMH_RF_CLK4 ] = & sm8350_rf_clk4 .hw ,
573+ [RPMH_RF_CLK4_A ] = & sm8350_rf_clk4_ao .hw ,
574+ [RPMH_IPA_CLK ] = & sdm845_ipa .hw ,
575+ [RPMH_QPIC_CLK ] = & sdx55_qpic_clk .hw ,
576+ };
577+
578+ static const struct clk_rpmh_desc clk_rpmh_sdx65 = {
579+ .clks = sdx65_rpmh_clocks ,
580+ .num_clks = ARRAY_SIZE (sdx65_rpmh_clocks ),
581+ };
582+
559583static struct clk_hw * of_clk_rpmh_hw_get (struct of_phandle_args * clkspec ,
560584 void * data )
561585{
@@ -643,6 +667,7 @@ static const struct of_device_id clk_rpmh_match_table[] = {
643667 { .compatible = "qcom,sc8180x-rpmh-clk" , .data = & clk_rpmh_sc8180x },
644668 { .compatible = "qcom,sdm845-rpmh-clk" , .data = & clk_rpmh_sdm845 },
645669 { .compatible = "qcom,sdx55-rpmh-clk" , .data = & clk_rpmh_sdx55 },
670+ { .compatible = "qcom,sdx65-rpmh-clk" , .data = & clk_rpmh_sdx65 },
646671 { .compatible = "qcom,sm6350-rpmh-clk" , .data = & clk_rpmh_sm6350 },
647672 { .compatible = "qcom,sm8150-rpmh-clk" , .data = & clk_rpmh_sm8150 },
648673 { .compatible = "qcom,sm8250-rpmh-clk" , .data = & clk_rpmh_sm8250 },
0 commit comments