Skip to content

Commit 43f0960

Browse files
SFxingyuwuConchuOD
authored andcommitted
riscv: dts: starfive: jh7110: Add DVP and HDMI TX pixel external clocks
Add DVP and HDMI TX pixel external fixed clocks and the rates are 74.25MHz and 297MHz. Acked-by: Palmer Dabbelt <palmer@rivosinc.com> Reviewed-by: Emil Renner Berthing <emil.renner.berthing@canonical.com> Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Xingyu Wu <xingyu.wu@starfivetech.com> Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
1 parent 66bd077 commit 43f0960

2 files changed

Lines changed: 20 additions & 0 deletions

File tree

arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -38,6 +38,10 @@
3838
};
3939
};
4040

41+
&dvp_clk {
42+
clock-frequency = <74250000>;
43+
};
44+
4145
&gmac0_rgmii_rxin {
4246
clock-frequency = <125000000>;
4347
};
@@ -54,6 +58,10 @@
5458
clock-frequency = <50000000>;
5559
};
5660

61+
&hdmitx0_pixelclk {
62+
clock-frequency = <297000000>;
63+
};
64+
5765
&i2srx_bclk_ext {
5866
clock-frequency = <12288000>;
5967
};

arch/riscv/boot/dts/starfive/jh7110.dtsi

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -197,6 +197,12 @@
197197
};
198198
};
199199

200+
dvp_clk: dvp-clock {
201+
compatible = "fixed-clock";
202+
clock-output-names = "dvp_clk";
203+
#clock-cells = <0>;
204+
};
205+
200206
gmac0_rgmii_rxin: gmac0-rgmii-rxin-clock {
201207
compatible = "fixed-clock";
202208
clock-output-names = "gmac0_rgmii_rxin";
@@ -221,6 +227,12 @@
221227
#clock-cells = <0>;
222228
};
223229

230+
hdmitx0_pixelclk: hdmitx0-pixel-clock {
231+
compatible = "fixed-clock";
232+
clock-output-names = "hdmitx0_pixelclk";
233+
#clock-cells = <0>;
234+
};
235+
224236
i2srx_bclk_ext: i2srx-bclk-ext-clock {
225237
compatible = "fixed-clock";
226238
clock-output-names = "i2srx_bclk_ext";

0 commit comments

Comments
 (0)