Skip to content

Commit 45bf3c0

Browse files
BoughChenShawn Guo
authored andcommitted
arm64: dts: imx93: assign usdhc[1..3] root clock to 400MHz
1. Config SDHC1 clock 400MHz to support eMMC HS400ES mode 2. The original usdhc2 and usdhc3 root clock is 200MHz. Then WIFI on usdhc3 at SDR104 mode can work under 200MHz. But if imx93 work under Low Drive mode, the usdhc3 pad signal is not good under 200MHz, SDR104 mode can't work stable. Need to downgrade to 133MHz to let WIFI work stable. To cover all the cases, for Norminal Drive mode, keep usdhc root at 400MHz, then card(SD/wifi) can work at SDR104 mode under 200MHz to get the best performance. For Low Drive mode, bootloader need override usdhc root clock to 266MHz, and the card(SD/wifi) work at SDR104 mode under 133MHz, can work stable. Reviewed-by: Sherry Sun <sherry.sun@nxp.com> Signed-off-by: Haibo Chen <haibo.chen@nxp.com> Signed-off-by: Peng Fan <peng.fan@nxp.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
1 parent cd6cb1f commit 45bf3c0

1 file changed

Lines changed: 9 additions & 0 deletions

File tree

arch/arm64/boot/dts/freescale/imx93.dtsi

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1032,6 +1032,9 @@
10321032
<&clk IMX93_CLK_WAKEUP_AXI>,
10331033
<&clk IMX93_CLK_USDHC1_GATE>;
10341034
clock-names = "ipg", "ahb", "per";
1035+
assigned-clocks = <&clk IMX93_CLK_USDHC1>;
1036+
assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1>;
1037+
assigned-clock-rates = <400000000>;
10351038
bus-width = <8>;
10361039
fsl,tuning-start-tap = <1>;
10371040
fsl,tuning-step = <2>;
@@ -1046,6 +1049,9 @@
10461049
<&clk IMX93_CLK_WAKEUP_AXI>,
10471050
<&clk IMX93_CLK_USDHC2_GATE>;
10481051
clock-names = "ipg", "ahb", "per";
1052+
assigned-clocks = <&clk IMX93_CLK_USDHC2>;
1053+
assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1>;
1054+
assigned-clock-rates = <400000000>;
10491055
bus-width = <4>;
10501056
fsl,tuning-start-tap = <1>;
10511057
fsl,tuning-step = <2>;
@@ -1109,6 +1115,9 @@
11091115
<&clk IMX93_CLK_WAKEUP_AXI>,
11101116
<&clk IMX93_CLK_USDHC3_GATE>;
11111117
clock-names = "ipg", "ahb", "per";
1118+
assigned-clocks = <&clk IMX93_CLK_USDHC3>;
1119+
assigned-clock-parents = <&clk IMX93_CLK_SYS_PLL_PFD1>;
1120+
assigned-clock-rates = <400000000>;
11121121
bus-width = <4>;
11131122
fsl,tuning-start-tap = <1>;
11141123
fsl,tuning-step = <2>;

0 commit comments

Comments
 (0)