Commit 57039a2
arm64: defconfig: enable clock controller, interconnect and pinctrl for QCS8300
Enable clock controller, interconnect and pinctrl for Qualcomm
QCS8300 platform to boot QCS8300 RIDE board to UART console.
The serial engine depends on gcc, interconnect and pinctrl. Since
the serial console driver is only available as built-in, so these
configs needs be built-in for the UART device to probe and register
the console.
Reviewed-by: Krzysztof Kozlowski <krzk@kernel.org>
Signed-off-by: Jingyi Wang <quic_jingyw@quicinc.com>
Link: https://lore.kernel.org/r/20241203-qcs8300_initial_dtsi-v4-2-d7c953484024@quicinc.com
Signed-off-by: Bjorn Andersson <andersson@kernel.org>1 parent 8592294 commit 57039a2
1 file changed
Lines changed: 3 additions & 0 deletions
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
608 | 608 | | |
609 | 609 | | |
610 | 610 | | |
| 611 | + | |
611 | 612 | | |
612 | 613 | | |
613 | 614 | | |
| |||
1327 | 1328 | | |
1328 | 1329 | | |
1329 | 1330 | | |
| 1331 | + | |
1330 | 1332 | | |
1331 | 1333 | | |
1332 | 1334 | | |
| |||
1638 | 1640 | | |
1639 | 1641 | | |
1640 | 1642 | | |
| 1643 | + | |
1641 | 1644 | | |
1642 | 1645 | | |
1643 | 1646 | | |
| |||
0 commit comments