Skip to content

Commit 576d7fe

Browse files
captain5050acmel
captain5050
authored and
acmel
committed
perf vendor events intel: Update emeraldrapids events to v1.02
Update to v1.02 released in: intel/perfmon#123 Removes events AMX_OPS_RETIRED.BF16 and AMX_OPS_RETIRED.INT8. Add events FP_ARITH_DISPATCHED.V0, FP_ARITH_DISPATCHED.V1, FP_ARITH_DISPATCHED.V2, UNC_IIO_IOMMU0.1G_HITS, UNC_IIO_IOMMU0.2M_HITS and UNC_IIO_IOMMU0.4K_HITS. Description updates. Signed-off-by: Ian Rogers <irogers@google.com> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Cc: Adrian Hunter <adrian.hunter@intel.com> Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com> Cc: Edward Baker <edward.baker@intel.com> Cc: Ingo Molnar <mingo@redhat.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Peter Zijlstra <peterz@infradead.org> Link: https://lore.kernel.org/r/20240104074259.653219-2-irogers@google.com Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
1 parent 982b6ac commit 576d7fe

5 files changed

Lines changed: 60 additions & 25 deletions

File tree

‎tools/perf/pmu-events/arch/x86/emeraldrapids/floating-point.json‎

Lines changed: 24 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -23,26 +23,47 @@
2323
"UMask": "0x10"
2424
},
2525
{
26-
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_0",
26+
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_0 [This event is alias to FP_ARITH_DISPATCHED.V0]",
2727
"EventCode": "0xb3",
2828
"EventName": "FP_ARITH_DISPATCHED.PORT_0",
2929
"SampleAfterValue": "2000003",
3030
"UMask": "0x1"
3131
},
3232
{
33-
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_1",
33+
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_1 [This event is alias to FP_ARITH_DISPATCHED.V1]",
3434
"EventCode": "0xb3",
3535
"EventName": "FP_ARITH_DISPATCHED.PORT_1",
3636
"SampleAfterValue": "2000003",
3737
"UMask": "0x2"
3838
},
3939
{
40-
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_5",
40+
"BriefDescription": "FP_ARITH_DISPATCHED.PORT_5 [This event is alias to FP_ARITH_DISPATCHED.V2]",
4141
"EventCode": "0xb3",
4242
"EventName": "FP_ARITH_DISPATCHED.PORT_5",
4343
"SampleAfterValue": "2000003",
4444
"UMask": "0x4"
4545
},
46+
{
47+
"BriefDescription": "FP_ARITH_DISPATCHED.V0 [This event is alias to FP_ARITH_DISPATCHED.PORT_0]",
48+
"EventCode": "0xb3",
49+
"EventName": "FP_ARITH_DISPATCHED.V0",
50+
"SampleAfterValue": "2000003",
51+
"UMask": "0x1"
52+
},
53+
{
54+
"BriefDescription": "FP_ARITH_DISPATCHED.V1 [This event is alias to FP_ARITH_DISPATCHED.PORT_1]",
55+
"EventCode": "0xb3",
56+
"EventName": "FP_ARITH_DISPATCHED.V1",
57+
"SampleAfterValue": "2000003",
58+
"UMask": "0x2"
59+
},
60+
{
61+
"BriefDescription": "FP_ARITH_DISPATCHED.V2 [This event is alias to FP_ARITH_DISPATCHED.PORT_5]",
62+
"EventCode": "0xb3",
63+
"EventName": "FP_ARITH_DISPATCHED.V2",
64+
"SampleAfterValue": "2000003",
65+
"UMask": "0x4"
66+
},
4667
{
4768
"BriefDescription": "Counts number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired; some instructions will count twice as noted below. Each count represents 2 computation operations, one for each element. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB HADD HSUB SUBADD MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform 2 calculations per element.",
4869
"EventCode": "0xc7",

‎tools/perf/pmu-events/arch/x86/emeraldrapids/pipeline.json‎

Lines changed: 1 addition & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -1,20 +1,4 @@
11
[
2-
{
3-
"BriefDescription": "AMX retired arithmetic BF16 operations.",
4-
"EventCode": "0xce",
5-
"EventName": "AMX_OPS_RETIRED.BF16",
6-
"PublicDescription": "Number of AMX-based retired arithmetic bfloat16 (BF16) floating-point operations. Counts TDPBF16PS FP instructions. SW to use operation multiplier of 4",
7-
"SampleAfterValue": "1000003",
8-
"UMask": "0x2"
9-
},
10-
{
11-
"BriefDescription": "AMX retired arithmetic integer 8-bit operations.",
12-
"EventCode": "0xce",
13-
"EventName": "AMX_OPS_RETIRED.INT8",
14-
"PublicDescription": "Number of AMX-based retired arithmetic integer operations of 8-bit width source operands. Counts TDPB[SS,UU,US,SU]D instructions. SW should use operation multiplier of 8.",
15-
"SampleAfterValue": "1000003",
16-
"UMask": "0x1"
17-
},
182
{
193
"BriefDescription": "This event is deprecated. Refer to new event ARITH.DIV_ACTIVE",
204
"CounterMask": "1",
@@ -505,7 +489,7 @@
505489
"UMask": "0x1"
506490
},
507491
{
508-
"BriefDescription": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
492+
"BriefDescription": "Bubble cycles of BAClear (Unknown Branch).",
509493
"EventCode": "0xad",
510494
"EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
511495
"MSRIndex": "0x3F7",

‎tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-interconnect.json‎

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -4825,11 +4825,11 @@
48254825
"Unit": "M3UPI"
48264826
},
48274827
{
4828-
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (AD Bouncable)",
4828+
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (AD Bounceable)",
48294829
"EventCode": "0x47",
48304830
"EventName": "UNC_MDF_CRS_TxR_INSERTS.AD_BNC",
48314831
"PerPkg": "1",
4832-
"PublicDescription": "AD Bouncable : Number of allocations into the CRS Egress",
4832+
"PublicDescription": "AD Bounceable : Number of allocations into the CRS Egress",
48334833
"UMask": "0x1",
48344834
"Unit": "MDF"
48354835
},
@@ -4861,11 +4861,11 @@
48614861
"Unit": "MDF"
48624862
},
48634863
{
4864-
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (BL Bouncable)",
4864+
"BriefDescription": "Number of allocations into the CRS Egress used to queue up requests destined to the mesh (BL Bounceable)",
48654865
"EventCode": "0x47",
48664866
"EventName": "UNC_MDF_CRS_TxR_INSERTS.BL_BNC",
48674867
"PerPkg": "1",
4868-
"PublicDescription": "BL Bouncable : Number of allocations into the CRS Egress",
4868+
"PublicDescription": "BL Bounceable : Number of allocations into the CRS Egress",
48694869
"UMask": "0x4",
48704870
"Unit": "MDF"
48714871
},

‎tools/perf/pmu-events/arch/x86/emeraldrapids/uncore-io.json‎

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1185,6 +1185,36 @@
11851185
"UMask": "0x70ff010",
11861186
"Unit": "IIO"
11871187
},
1188+
{
1189+
"BriefDescription": ": IOTLB Hits to a 1G Page",
1190+
"EventCode": "0x40",
1191+
"EventName": "UNC_IIO_IOMMU0.1G_HITS",
1192+
"PerPkg": "1",
1193+
"PortMask": "0x0000",
1194+
"PublicDescription": ": IOTLB Hits to a 1G Page : Counts if a transaction to a 1G page, on its first lookup, hits the IOTLB.",
1195+
"UMask": "0x10",
1196+
"Unit": "IIO"
1197+
},
1198+
{
1199+
"BriefDescription": ": IOTLB Hits to a 2M Page",
1200+
"EventCode": "0x40",
1201+
"EventName": "UNC_IIO_IOMMU0.2M_HITS",
1202+
"PerPkg": "1",
1203+
"PortMask": "0x0000",
1204+
"PublicDescription": ": IOTLB Hits to a 2M Page : Counts if a transaction to a 2M page, on its first lookup, hits the IOTLB.",
1205+
"UMask": "0x8",
1206+
"Unit": "IIO"
1207+
},
1208+
{
1209+
"BriefDescription": ": IOTLB Hits to a 4K Page",
1210+
"EventCode": "0x40",
1211+
"EventName": "UNC_IIO_IOMMU0.4K_HITS",
1212+
"PerPkg": "1",
1213+
"PortMask": "0x0000",
1214+
"PublicDescription": ": IOTLB Hits to a 4K Page : Counts if a transaction to a 4K page, on its first lookup, hits the IOTLB.",
1215+
"UMask": "0x4",
1216+
"Unit": "IIO"
1217+
},
11881218
{
11891219
"BriefDescription": ": Context cache hits",
11901220
"EventCode": "0x40",

‎tools/perf/pmu-events/arch/x86/mapfile.csv‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@ GenuineIntel-6-56,v11,broadwellde,core
77
GenuineIntel-6-4F,v22,broadwellx,core
88
GenuineIntel-6-55-[56789ABCDEF],v1.20,cascadelakex,core
99
GenuineIntel-6-9[6C],v1.04,elkhartlake,core
10-
GenuineIntel-6-CF,v1.01,emeraldrapids,core
10+
GenuineIntel-6-CF,v1.02,emeraldrapids,core
1111
GenuineIntel-6-5[CF],v13,goldmont,core
1212
GenuineIntel-6-7A,v1.01,goldmontplus,core
1313
GenuineIntel-6-B6,v1.00,grandridge,core

0 commit comments

Comments
 (0)