Commit 6533010
riscv: configs: defconfig: Enable configs required for RZ/Five SoC
Enable the configs required by the below IP blocks which are
present on RZ/Five SoC:
* ADC
* CANFD
* DMAC
* eMMC/SDHI
* OSTM
* RAVB (+ Micrel PHY)
* RIIC
* RSPI
* SSI (Sound+WM8978 codec)
* Thermal
* USB (PHY/RESET/OTG)
Along with the above some core configs are enabled too,
-> CPU frequency scaling as RZ/Five does support this.
-> MTD is enabled as RSPI can be connected to flash chips
-> Enabled I2C chardev so that it enables userspace to read/write
i2c devices (similar to arm64)
-> Thermal configs as RZ/Five SoC does have thermal unit
-> GPIO regulator as we might have IP blocks for which voltage
levels are controlled by GPIOs
-> OTG configs as RZ/Five USB can support host/function
-> Gadget configs so that we can test USB function (as done in arm64
all the gadget configs are enabled)
Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Acked-by: Conor Dooley <conor.dooley@microchip.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20230929000704.53217-6-prabhakar.mahadev-lad.rj@bp.renesas.com
Signed-off-by: Palmer Dabbelt <palmer@rivosinc.com>1 parent 24005d1 commit 6533010
1 file changed
Lines changed: 52 additions & 0 deletions
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
36 | 36 | | |
37 | 37 | | |
38 | 38 | | |
| 39 | + | |
| 40 | + | |
| 41 | + | |
| 42 | + | |
| 43 | + | |
| 44 | + | |
| 45 | + | |
39 | 46 | | |
40 | 47 | | |
41 | 48 | | |
| |||
94 | 101 | | |
95 | 102 | | |
96 | 103 | | |
| 104 | + | |
97 | 105 | | |
98 | 106 | | |
99 | 107 | | |
100 | 108 | | |
101 | 109 | | |
102 | 110 | | |
103 | 111 | | |
| 112 | + | |
| 113 | + | |
| 114 | + | |
| 115 | + | |
| 116 | + | |
104 | 117 | | |
105 | 118 | | |
106 | 119 | | |
| |||
123 | 136 | | |
124 | 137 | | |
125 | 138 | | |
| 139 | + | |
126 | 140 | | |
| 141 | + | |
127 | 142 | | |
| 143 | + | |
128 | 144 | | |
129 | 145 | | |
130 | 146 | | |
| |||
135 | 151 | | |
136 | 152 | | |
137 | 153 | | |
| 154 | + | |
138 | 155 | | |
| 156 | + | |
139 | 157 | | |
| 158 | + | |
140 | 159 | | |
141 | 160 | | |
142 | 161 | | |
143 | 162 | | |
| 163 | + | |
| 164 | + | |
| 165 | + | |
144 | 166 | | |
145 | 167 | | |
| 168 | + | |
146 | 169 | | |
147 | 170 | | |
| 171 | + | |
148 | 172 | | |
149 | 173 | | |
150 | 174 | | |
151 | 175 | | |
152 | 176 | | |
153 | 177 | | |
154 | 178 | | |
| 179 | + | |
| 180 | + | |
| 181 | + | |
| 182 | + | |
| 183 | + | |
| 184 | + | |
155 | 185 | | |
| 186 | + | |
156 | 187 | | |
157 | 188 | | |
158 | 189 | | |
159 | 190 | | |
160 | 191 | | |
161 | 192 | | |
| 193 | + | |
162 | 194 | | |
163 | 195 | | |
164 | 196 | | |
165 | 197 | | |
166 | 198 | | |
| 199 | + | |
| 200 | + | |
| 201 | + | |
| 202 | + | |
| 203 | + | |
| 204 | + | |
| 205 | + | |
| 206 | + | |
| 207 | + | |
| 208 | + | |
| 209 | + | |
| 210 | + | |
| 211 | + | |
167 | 212 | | |
168 | 213 | | |
169 | 214 | | |
170 | 215 | | |
171 | 216 | | |
| 217 | + | |
172 | 218 | | |
173 | 219 | | |
174 | 220 | | |
175 | 221 | | |
176 | 222 | | |
| 223 | + | |
177 | 224 | | |
178 | 225 | | |
179 | 226 | | |
180 | 227 | | |
| 228 | + | |
181 | 229 | | |
182 | 230 | | |
183 | 231 | | |
184 | 232 | | |
185 | 233 | | |
186 | 234 | | |
| 235 | + | |
| 236 | + | |
| 237 | + | |
187 | 238 | | |
| 239 | + | |
188 | 240 | | |
189 | 241 | | |
190 | 242 | | |
| |||
0 commit comments