Skip to content

Commit 65be6f4

Browse files
Wolfram Sanggeertu
Wolfram Sang
authored and
geertu
committed
arm64: dts: renesas: r8a779a0: Add WWDT nodes
Tested-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se> Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://patch.msgid.link/20251215034715.3406-11-wsa+renesas@sang-engineering.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 84e41eb commit 65be6f4

1 file changed

Lines changed: 160 additions & 0 deletions

File tree

‎arch/arm64/boot/dts/renesas/r8a779a0.dtsi‎

Lines changed: 160 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3032,6 +3032,166 @@
30323032
};
30333033
};
30343034

3035+
wwdt0: watchdog@ffc90000 {
3036+
compatible = "renesas,r8a779a0-wwdt",
3037+
"renesas,rcar-gen4-wwdt";
3038+
reg = <0 0xffc90000 0 0x10>;
3039+
interrupts = <GIC_SPI 480 IRQ_TYPE_LEVEL_HIGH>,
3040+
<GIC_SPI 481 IRQ_TYPE_LEVEL_HIGH>;
3041+
interrupt-names = "pretimeout", "error";
3042+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3043+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3044+
clock-names = "cnt", "bus";
3045+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3046+
resets = <&cpg 1200>, <&cpg 1318>;
3047+
reset-names = "cnt", "bus";
3048+
status = "disabled";
3049+
};
3050+
3051+
wwdt1: watchdog@ffca0000 {
3052+
compatible = "renesas,r8a779a0-wwdt",
3053+
"renesas,rcar-gen4-wwdt";
3054+
reg = <0 0xffca0000 0 0x10>;
3055+
interrupts = <GIC_SPI 482 IRQ_TYPE_LEVEL_HIGH>,
3056+
<GIC_SPI 483 IRQ_TYPE_LEVEL_HIGH>;
3057+
interrupt-names = "pretimeout", "error";
3058+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3059+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3060+
clock-names = "cnt", "bus";
3061+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3062+
resets = <&cpg 1201>, <&cpg 1319>;
3063+
reset-names = "cnt", "bus";
3064+
status = "disabled";
3065+
};
3066+
3067+
wwdt2: watchdog@ffcb0000 {
3068+
compatible = "renesas,r8a779a0-wwdt",
3069+
"renesas,rcar-gen4-wwdt";
3070+
reg = <0 0xffcb0000 0 0x10>;
3071+
interrupts = <GIC_SPI 484 IRQ_TYPE_LEVEL_HIGH>,
3072+
<GIC_SPI 485 IRQ_TYPE_LEVEL_HIGH>;
3073+
interrupt-names = "pretimeout", "error";
3074+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3075+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3076+
clock-names = "cnt", "bus";
3077+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3078+
resets = <&cpg 1202>, <&cpg 1320>;
3079+
reset-names = "cnt", "bus";
3080+
status = "disabled";
3081+
};
3082+
3083+
wwdt3: watchdog@ffcc0000 {
3084+
compatible = "renesas,r8a779a0-wwdt",
3085+
"renesas,rcar-gen4-wwdt";
3086+
reg = <0 0xffcc0000 0 0x10>;
3087+
interrupts = <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH>,
3088+
<GIC_SPI 487 IRQ_TYPE_LEVEL_HIGH>;
3089+
interrupt-names = "pretimeout", "error";
3090+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3091+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3092+
clock-names = "cnt", "bus";
3093+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3094+
resets = <&cpg 1203>, <&cpg 1321>;
3095+
reset-names = "cnt", "bus";
3096+
status = "disabled";
3097+
};
3098+
3099+
wwdt4: watchdog@ffcf0000 {
3100+
compatible = "renesas,r8a779a0-wwdt",
3101+
"renesas,rcar-gen4-wwdt";
3102+
reg = <0 0xffcf0000 0 0x10>;
3103+
interrupts = <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH>,
3104+
<GIC_SPI 489 IRQ_TYPE_LEVEL_HIGH>;
3105+
interrupt-names = "pretimeout", "error";
3106+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3107+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3108+
clock-names = "cnt", "bus";
3109+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3110+
resets = <&cpg 1204>, <&cpg 1322>;
3111+
reset-names = "cnt", "bus";
3112+
status = "disabled";
3113+
};
3114+
3115+
wwdt5: watchdog@ffef0000 {
3116+
compatible = "renesas,r8a779a0-wwdt",
3117+
"renesas,rcar-gen4-wwdt";
3118+
reg = <0 0xffef0000 0 0x10>;
3119+
interrupts = <GIC_SPI 490 IRQ_TYPE_LEVEL_HIGH>,
3120+
<GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH>;
3121+
interrupt-names = "pretimeout", "error";
3122+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3123+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3124+
clock-names = "cnt", "bus";
3125+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3126+
resets = <&cpg 1205>, <&cpg 1323>;
3127+
reset-names = "cnt", "bus";
3128+
status = "disabled";
3129+
};
3130+
3131+
wwdt6: watchdog@fff10000 {
3132+
compatible = "renesas,r8a779a0-wwdt",
3133+
"renesas,rcar-gen4-wwdt";
3134+
reg = <0 0xfff10000 0 0x10>;
3135+
interrupts = <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH>,
3136+
<GIC_SPI 493 IRQ_TYPE_LEVEL_HIGH>;
3137+
interrupt-names = "pretimeout", "error";
3138+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3139+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3140+
clock-names = "cnt", "bus";
3141+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3142+
resets = <&cpg 1206>, <&cpg 1324>;
3143+
reset-names = "cnt", "bus";
3144+
status = "disabled";
3145+
};
3146+
3147+
wwdt7: watchdog@fff20000 {
3148+
compatible = "renesas,r8a779a0-wwdt",
3149+
"renesas,rcar-gen4-wwdt";
3150+
reg = <0 0xfff20000 0 0x10>;
3151+
interrupts = <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH>,
3152+
<GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH>;
3153+
interrupt-names = "pretimeout", "error";
3154+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3155+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3156+
clock-names = "cnt", "bus";
3157+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3158+
resets = <&cpg 1207>, <&cpg 1325>;
3159+
reset-names = "cnt", "bus";
3160+
status = "disabled";
3161+
};
3162+
3163+
wwdt8: watchdog@fff30000 {
3164+
compatible = "renesas,r8a779a0-wwdt",
3165+
"renesas,rcar-gen4-wwdt";
3166+
reg = <0 0xfff30000 0 0x10>;
3167+
interrupts = <GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH>,
3168+
<GIC_SPI 497 IRQ_TYPE_LEVEL_HIGH>;
3169+
interrupt-names = "pretimeout", "error";
3170+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3171+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3172+
clock-names = "cnt", "bus";
3173+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3174+
resets = <&cpg 1208>, <&cpg 1326>;
3175+
reset-names = "cnt", "bus";
3176+
status = "disabled";
3177+
};
3178+
3179+
wwdt9: watchdog@fff40000 {
3180+
compatible = "renesas,r8a779a0-wwdt",
3181+
"renesas,rcar-gen4-wwdt";
3182+
reg = <0 0xfff40000 0 0x10>;
3183+
interrupts = <GIC_SPI 498 IRQ_TYPE_LEVEL_HIGH>,
3184+
<GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH>;
3185+
interrupt-names = "pretimeout", "error";
3186+
clocks = <&cpg CPG_CORE R8A779A0_CLK_R>,
3187+
<&cpg CPG_CORE R8A779A0_CLK_CP>;
3188+
clock-names = "cnt", "bus";
3189+
power-domains = <&sysc R8A779A0_PD_ALWAYS_ON>;
3190+
resets = <&cpg 1209>, <&cpg 1327>;
3191+
reset-names = "cnt", "bus";
3192+
status = "disabled";
3193+
};
3194+
30353195
prr: chipid@fff00044 {
30363196
compatible = "renesas,prr";
30373197
reg = <0 0xfff00044 0 4>;

0 commit comments

Comments
 (0)