|
15 | 15 | device_type = "memory"; |
16 | 16 | reg = <0xa0000000 0x08000000>; /* 128MB */ |
17 | 17 | }; |
| 18 | + |
| 19 | + usbotgphy: usbotgphy { |
| 20 | + compatible = "usb-nop-xceiv"; |
| 21 | + pinctrl-names = "default"; |
| 22 | + pinctrl-0 = <&pinctrl_usbotgphy>; |
| 23 | + reset-gpios = <&gpio2 25 GPIO_ACTIVE_LOW>; |
| 24 | + #phy-cells = <0>; |
| 25 | + }; |
| 26 | + |
| 27 | + usbh2phy: usbh2phy { |
| 28 | + compatible = "usb-nop-xceiv"; |
| 29 | + pinctrl-names = "default"; |
| 30 | + pinctrl-0 = <&pinctrl_usbh2phy>; |
| 31 | + reset-gpios = <&gpio2 22 GPIO_ACTIVE_LOW>; |
| 32 | + #phy-cells = <0>; |
| 33 | + }; |
18 | 34 | }; |
19 | 35 |
|
20 | 36 | &cspi1 { |
|
84 | 100 | MX27_PAD_NFWE_B__NFWE_B 0x0 |
85 | 101 | >; |
86 | 102 | }; |
| 103 | + |
| 104 | + pinctrl_usbotgphy: usbotgphygrp { |
| 105 | + fsl,pins = < |
| 106 | + MX27_PAD_USBH1_RCV__GPIO2_25 0x1 /* reset gpio */ |
| 107 | + >; |
| 108 | + }; |
| 109 | + |
| 110 | + pinctrl_usbotg: usbotggrp { |
| 111 | + fsl,pins = < |
| 112 | + MX27_PAD_USBOTG_CLK__USBOTG_CLK 0x0 |
| 113 | + MX27_PAD_USBOTG_DIR__USBOTG_DIR 0x0 |
| 114 | + MX27_PAD_USBOTG_NXT__USBOTG_NXT 0x0 |
| 115 | + MX27_PAD_USBOTG_STP__USBOTG_STP 0x0 |
| 116 | + MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 0x0 |
| 117 | + MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 0x0 |
| 118 | + MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 0x0 |
| 119 | + MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 0x0 |
| 120 | + MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 0x0 |
| 121 | + MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 0x0 |
| 122 | + MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 0x0 |
| 123 | + MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 0x0 |
| 124 | + >; |
| 125 | + }; |
| 126 | + |
| 127 | + pinctrl_usbh2phy: usbh2phygrp { |
| 128 | + fsl,pins = < |
| 129 | + MX27_PAD_USBH1_SUSP__GPIO2_22 0x0 /* reset gpio */ |
| 130 | + >; |
| 131 | + }; |
| 132 | + |
| 133 | + pinctrl_usbh2: usbh2grp { |
| 134 | + fsl,pins = < |
| 135 | + MX27_PAD_USBH2_CLK__USBH2_CLK 0x0 |
| 136 | + MX27_PAD_USBH2_DIR__USBH2_DIR 0x0 |
| 137 | + MX27_PAD_USBH2_NXT__USBH2_NXT 0x0 |
| 138 | + MX27_PAD_USBH2_STP__USBH2_STP 0x0 |
| 139 | + MX27_PAD_CSPI2_SCLK__USBH2_DATA0 0x0 |
| 140 | + MX27_PAD_CSPI2_MOSI__USBH2_DATA1 0x0 |
| 141 | + MX27_PAD_CSPI2_MISO__USBH2_DATA2 0x0 |
| 142 | + MX27_PAD_CSPI2_SS1__USBH2_DATA3 0x0 |
| 143 | + MX27_PAD_CSPI2_SS2__USBH2_DATA4 0x0 |
| 144 | + MX27_PAD_CSPI1_SS2__USBH2_DATA5 0x0 |
| 145 | + MX27_PAD_CSPI2_SS0__USBH2_DATA6 0x0 |
| 146 | + MX27_PAD_USBH2_DATA7__USBH2_DATA7 0x0 |
| 147 | + >; |
| 148 | + }; |
87 | 149 | }; |
88 | 150 | }; |
89 | 151 |
|
|
95 | 157 | nand-on-flash-bbt; |
96 | 158 | status = "okay"; |
97 | 159 | }; |
| 160 | + |
| 161 | +&usbotg { |
| 162 | + pinctrl-names = "default"; |
| 163 | + pinctrl-0 = <&pinctrl_usbotg>; |
| 164 | + phy_type = "ulpi"; |
| 165 | + phys = <&usbotgphy>; |
| 166 | + status = "okay"; |
| 167 | +}; |
| 168 | + |
| 169 | +&usbh2 { |
| 170 | + pinctrl-names = "default"; |
| 171 | + pinctrl-0 = <&pinctrl_usbh2>; |
| 172 | + phy_type = "ulpi"; |
| 173 | + phys = <&usbh2phy>; |
| 174 | + status = "okay"; |
| 175 | +}; |
0 commit comments