@@ -906,10 +906,10 @@ static int cxl_port_attach_region(struct cxl_port *port,
906906
907907 dev_dbg (& cxlr -> dev ,
908908 "%s:%s %s add: %s:%s @ %d next: %s nr_eps: %d nr_targets: %d\n" ,
909- dev_name (port -> uport ), dev_name (& port -> dev ),
909+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
910910 dev_name (& cxld -> dev ), dev_name (& cxlmd -> dev ),
911911 dev_name (& cxled -> cxld .dev ), pos ,
912- ep ? ep -> next ? dev_name (ep -> next -> uport ) :
912+ ep ? ep -> next ? dev_name (ep -> next -> uport_dev ) :
913913 dev_name (& cxlmd -> dev ) :
914914 "none" ,
915915 cxl_rr -> nr_eps , cxl_rr -> nr_targets );
@@ -984,7 +984,7 @@ static int check_last_peer(struct cxl_endpoint_decoder *cxled,
984984 */
985985 if (pos < distance ) {
986986 dev_dbg (& cxlr -> dev , "%s:%s: cannot host %s:%s at %d\n" ,
987- dev_name (port -> uport ), dev_name (& port -> dev ),
987+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
988988 dev_name (& cxlmd -> dev ), dev_name (& cxled -> cxld .dev ), pos );
989989 return - ENXIO ;
990990 }
@@ -994,7 +994,7 @@ static int check_last_peer(struct cxl_endpoint_decoder *cxled,
994994 if (ep -> dport != ep_peer -> dport ) {
995995 dev_dbg (& cxlr -> dev ,
996996 "%s:%s: %s:%s pos %d mismatched peer %s:%s\n" ,
997- dev_name (port -> uport ), dev_name (& port -> dev ),
997+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
998998 dev_name (& cxlmd -> dev ), dev_name (& cxled -> cxld .dev ), pos ,
999999 dev_name (& cxlmd_peer -> dev ),
10001000 dev_name (& cxled_peer -> cxld .dev ));
@@ -1026,7 +1026,7 @@ static int cxl_port_setup_targets(struct cxl_port *port,
10261026 */
10271027 if (!is_power_of_2 (cxl_rr -> nr_targets )) {
10281028 dev_dbg (& cxlr -> dev , "%s:%s: invalid target count %d\n" ,
1029- dev_name (port -> uport ), dev_name (& port -> dev ),
1029+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
10301030 cxl_rr -> nr_targets );
10311031 return - EINVAL ;
10321032 }
@@ -1076,15 +1076,15 @@ static int cxl_port_setup_targets(struct cxl_port *port,
10761076 rc = granularity_to_eig (parent_ig , & peig );
10771077 if (rc ) {
10781078 dev_dbg (& cxlr -> dev , "%s:%s: invalid parent granularity: %d\n" ,
1079- dev_name (parent_port -> uport ),
1079+ dev_name (parent_port -> uport_dev ),
10801080 dev_name (& parent_port -> dev ), parent_ig );
10811081 return rc ;
10821082 }
10831083
10841084 rc = ways_to_eiw (parent_iw , & peiw );
10851085 if (rc ) {
10861086 dev_dbg (& cxlr -> dev , "%s:%s: invalid parent interleave: %d\n" ,
1087- dev_name (parent_port -> uport ),
1087+ dev_name (parent_port -> uport_dev ),
10881088 dev_name (& parent_port -> dev ), parent_iw );
10891089 return rc ;
10901090 }
@@ -1093,7 +1093,7 @@ static int cxl_port_setup_targets(struct cxl_port *port,
10931093 rc = ways_to_eiw (iw , & eiw );
10941094 if (rc ) {
10951095 dev_dbg (& cxlr -> dev , "%s:%s: invalid port interleave: %d\n" ,
1096- dev_name (port -> uport ), dev_name (& port -> dev ), iw );
1096+ dev_name (port -> uport_dev ), dev_name (& port -> dev ), iw );
10971097 return rc ;
10981098 }
10991099
@@ -1113,7 +1113,7 @@ static int cxl_port_setup_targets(struct cxl_port *port,
11131113 rc = eig_to_granularity (eig , & ig );
11141114 if (rc ) {
11151115 dev_dbg (& cxlr -> dev , "%s:%s: invalid interleave: %d\n" ,
1116- dev_name (port -> uport ), dev_name (& port -> dev ),
1116+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
11171117 256 << eig );
11181118 return rc ;
11191119 }
@@ -1126,11 +1126,11 @@ static int cxl_port_setup_targets(struct cxl_port *port,
11261126 ((cxld -> flags & CXL_DECODER_F_ENABLE ) == 0 )) {
11271127 dev_err (& cxlr -> dev ,
11281128 "%s:%s %s expected iw: %d ig: %d %pr\n" ,
1129- dev_name (port -> uport ), dev_name (& port -> dev ),
1129+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
11301130 __func__ , iw , ig , p -> res );
11311131 dev_err (& cxlr -> dev ,
11321132 "%s:%s %s got iw: %d ig: %d state: %s %#llx:%#llx\n" ,
1133- dev_name (port -> uport ), dev_name (& port -> dev ),
1133+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
11341134 __func__ , cxld -> interleave_ways ,
11351135 cxld -> interleave_granularity ,
11361136 (cxld -> flags & CXL_DECODER_F_ENABLE ) ?
@@ -1147,20 +1147,20 @@ static int cxl_port_setup_targets(struct cxl_port *port,
11471147 .end = p -> res -> end ,
11481148 };
11491149 }
1150- dev_dbg (& cxlr -> dev , "%s:%s iw: %d ig: %d\n" , dev_name (port -> uport ),
1150+ dev_dbg (& cxlr -> dev , "%s:%s iw: %d ig: %d\n" , dev_name (port -> uport_dev ),
11511151 dev_name (& port -> dev ), iw , ig );
11521152add_target :
11531153 if (cxl_rr -> nr_targets_set == cxl_rr -> nr_targets ) {
11541154 dev_dbg (& cxlr -> dev ,
11551155 "%s:%s: targets full trying to add %s:%s at %d\n" ,
1156- dev_name (port -> uport ), dev_name (& port -> dev ),
1156+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
11571157 dev_name (& cxlmd -> dev ), dev_name (& cxled -> cxld .dev ), pos );
11581158 return - ENXIO ;
11591159 }
11601160 if (test_bit (CXL_REGION_F_AUTO , & cxlr -> flags )) {
11611161 if (cxlsd -> target [cxl_rr -> nr_targets_set ] != ep -> dport ) {
11621162 dev_dbg (& cxlr -> dev , "%s:%s: %s expected %s at %d\n" ,
1163- dev_name (port -> uport ), dev_name (& port -> dev ),
1163+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
11641164 dev_name (& cxlsd -> cxld .dev ),
11651165 dev_name (ep -> dport -> dport_dev ),
11661166 cxl_rr -> nr_targets_set );
@@ -1172,7 +1172,7 @@ static int cxl_port_setup_targets(struct cxl_port *port,
11721172out_target_set :
11731173 cxl_rr -> nr_targets_set += inc ;
11741174 dev_dbg (& cxlr -> dev , "%s:%s target[%d] = %s for %s:%s @ %d\n" ,
1175- dev_name (port -> uport ), dev_name (& port -> dev ),
1175+ dev_name (port -> uport_dev ), dev_name (& port -> dev ),
11761176 cxl_rr -> nr_targets_set - 1 , dev_name (ep -> dport -> dport_dev ),
11771177 dev_name (& cxlmd -> dev ), dev_name (& cxled -> cxld .dev ), pos );
11781178
@@ -1492,7 +1492,7 @@ static int cmp_decode_pos(const void *a, const void *b)
14921492 if (!dev ) {
14931493 struct range * range = & cxled_a -> cxld .hpa_range ;
14941494
1495- dev_err (port -> uport ,
1495+ dev_err (port -> uport_dev ,
14961496 "failed to find decoder that maps %#llx-%#llx\n" ,
14971497 range -> start , range -> end );
14981498 goto err ;
@@ -1507,14 +1507,15 @@ static int cmp_decode_pos(const void *a, const void *b)
15071507 put_device (dev );
15081508
15091509 if (a_pos < 0 || b_pos < 0 ) {
1510- dev_err (port -> uport ,
1510+ dev_err (port -> uport_dev ,
15111511 "failed to find shared decoder for %s and %s\n" ,
15121512 dev_name (cxlmd_a -> dev .parent ),
15131513 dev_name (cxlmd_b -> dev .parent ));
15141514 goto err ;
15151515 }
15161516
1517- dev_dbg (port -> uport , "%s comes %s %s\n" , dev_name (cxlmd_a -> dev .parent ),
1517+ dev_dbg (port -> uport_dev , "%s comes %s %s\n" ,
1518+ dev_name (cxlmd_a -> dev .parent ),
15181519 a_pos - b_pos < 0 ? "before" : "after" ,
15191520 dev_name (cxlmd_b -> dev .parent ));
15201521
@@ -2059,11 +2060,11 @@ static struct cxl_region *devm_cxl_add_region(struct cxl_root_decoder *cxlrd,
20592060 if (rc )
20602061 goto err ;
20612062
2062- rc = devm_add_action_or_reset (port -> uport , unregister_region , cxlr );
2063+ rc = devm_add_action_or_reset (port -> uport_dev , unregister_region , cxlr );
20632064 if (rc )
20642065 return ERR_PTR (rc );
20652066
2066- dev_dbg (port -> uport , "%s: created %s\n" ,
2067+ dev_dbg (port -> uport_dev , "%s: created %s\n" ,
20672068 dev_name (& cxlrd -> cxlsd .cxld .dev ), dev_name (dev ));
20682069 return cxlr ;
20692070
@@ -2191,7 +2192,7 @@ static ssize_t delete_region_store(struct device *dev,
21912192 if (IS_ERR (cxlr ))
21922193 return PTR_ERR (cxlr );
21932194
2194- devm_release_action (port -> uport , unregister_region , cxlr );
2195+ devm_release_action (port -> uport_dev , unregister_region , cxlr );
21952196 put_device (& cxlr -> dev );
21962197
21972198 return len ;
@@ -2356,7 +2357,8 @@ int cxl_get_poison_by_endpoint(struct cxl_port *port)
23562357
23572358 rc = device_for_each_child (& port -> dev , & ctx , poison_by_decoder );
23582359 if (rc == 1 )
2359- rc = cxl_get_poison_unmapped (to_cxl_memdev (port -> uport ), & ctx );
2360+ rc = cxl_get_poison_unmapped (to_cxl_memdev (port -> uport_dev ),
2361+ & ctx );
23602362
23612363 up_read (& cxl_region_rwsem );
23622364 return rc ;
@@ -2732,7 +2734,7 @@ static struct cxl_region *construct_region(struct cxl_root_decoder *cxlrd,
27322734
27332735err :
27342736 up_write (& cxl_region_rwsem );
2735- devm_release_action (port -> uport , unregister_region , cxlr );
2737+ devm_release_action (port -> uport_dev , unregister_region , cxlr );
27362738 return ERR_PTR (rc );
27372739}
27382740
0 commit comments