Skip to content

Commit 7b91b9d

Browse files
Konrad Dybcioandersson
authored andcommitted
dt-bindings: clock: add SM6350 QCOM Graphics clock bindings
Add device tree bindings for graphics clock controller for Qualcomm Technology Inc's SM6350 SoCs. Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@somainline.org> Signed-off-by: Konrad Dybcio <konrad.dybcio@somainline.org> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20220222011534.3502-3-konrad.dybcio@somainline.org
1 parent 8375197 commit 7b91b9d

2 files changed

Lines changed: 39 additions & 0 deletions

File tree

Documentation/devicetree/bindings/clock/qcom,gpucc.yaml

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,6 +17,7 @@ description: |
1717
dt-bindings/clock/qcom,gpucc-sdm845.h
1818
dt-bindings/clock/qcom,gpucc-sc7180.h
1919
dt-bindings/clock/qcom,gpucc-sc7280.h
20+
dt-bindings/clock/qcom,gpucc-sm6350.h
2021
dt-bindings/clock/qcom,gpucc-sm8150.h
2122
dt-bindings/clock/qcom,gpucc-sm8250.h
2223
@@ -27,6 +28,7 @@ properties:
2728
- qcom,sc7180-gpucc
2829
- qcom,sc7280-gpucc
2930
- qcom,sc8180x-gpucc
31+
- qcom,sm6350-gpucc
3032
- qcom,sm8150-gpucc
3133
- qcom,sm8250-gpucc
3234

Lines changed: 37 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,37 @@
1+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2+
/*
3+
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
4+
* Copyright (c) 2021, Konrad Dybcio <konrad.dybcio@somainline.org>
5+
*/
6+
7+
#ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM6350_H
8+
#define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM6350_H
9+
10+
/* GPU_CC clocks */
11+
#define GPU_CC_PLL0 0
12+
#define GPU_CC_PLL1 1
13+
#define GPU_CC_ACD_AHB_CLK 2
14+
#define GPU_CC_ACD_CXO_CLK 3
15+
#define GPU_CC_AHB_CLK 4
16+
#define GPU_CC_CRC_AHB_CLK 5
17+
#define GPU_CC_CX_GFX3D_CLK 6
18+
#define GPU_CC_CX_GFX3D_SLV_CLK 7
19+
#define GPU_CC_CX_GMU_CLK 8
20+
#define GPU_CC_CX_SNOC_DVM_CLK 9
21+
#define GPU_CC_CXO_AON_CLK 10
22+
#define GPU_CC_CXO_CLK 11
23+
#define GPU_CC_GMU_CLK_SRC 12
24+
#define GPU_CC_GX_CXO_CLK 13
25+
#define GPU_CC_GX_GFX3D_CLK 14
26+
#define GPU_CC_GX_GFX3D_CLK_SRC 15
27+
#define GPU_CC_GX_GMU_CLK 16
28+
#define GPU_CC_GX_VSENSE_CLK 17
29+
30+
/* CLK_HW */
31+
#define GPU_CC_CRC_DIV 0
32+
33+
/* GDSCs */
34+
#define GPU_CX_GDSC 0
35+
#define GPU_GX_GDSC 1
36+
37+
#endif

0 commit comments

Comments
 (0)