Skip to content

Commit 831ee17

Browse files
Nicolas FrattaroliAngeloGioacchino Del Regno
authored andcommitted
dt-bindings: soc: mediatek: dvfsrc: Document clock
The DVFSRC hardware has a clock on all platforms. Instead or proliferating the culture of omitting clock descriptions in the clock controller drivers or marking them critical instead of declaring these types of relationships, add this one to the binding. Any device that wishes to use this binding should figure out their incomplete or incorrect clock situation first before piling more features on top. Acked-by: Rob Herring (Arm) <robh@kernel.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Signed-off-by: Nicolas Frattaroli <nicolas.frattaroli@collabora.com> Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
1 parent db6dcae commit 831ee17

1 file changed

Lines changed: 6 additions & 0 deletions

File tree

Documentation/devicetree/bindings/soc/mediatek/mediatek,mt8183-dvfsrc.yaml

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -34,6 +34,10 @@ properties:
3434
maxItems: 1
3535
description: DVFSRC common register address and length.
3636

37+
clocks:
38+
items:
39+
- description: Clock that drives the DVFSRC MCU
40+
3741
regulators:
3842
type: object
3943
$ref: /schemas/regulator/mediatek,mt6873-dvfsrc-regulator.yaml#
@@ -50,13 +54,15 @@ additionalProperties: false
5054

5155
examples:
5256
- |
57+
#include <dt-bindings/clock/mt8195-clk.h>
5358
soc {
5459
#address-cells = <2>;
5560
#size-cells = <2>;
5661
5762
system-controller@10012000 {
5863
compatible = "mediatek,mt8195-dvfsrc";
5964
reg = <0 0x10012000 0 0x1000>;
65+
clocks = <&topckgen CLK_TOP_DVFSRC>;
6066
6167
regulators {
6268
compatible = "mediatek,mt8195-dvfsrc-regulator";

0 commit comments

Comments
 (0)