Skip to content

Commit 83c4e3c

Browse files
ambaruskrzk
authored andcommitted
dt-bindings: firmware: google,gs101-acpm-ipc: add ACPM clocks
The firmware exposes clocks that can be controlled via the Alive Clock and Power Manager (ACPM) interface. Make the ACPM node a clock provider by adding the mandatory "#clock-cells" property, which allows devices to reference its clock outputs. Signed-off-by: Tudor Ambarus <tudor.ambarus@linaro.org> Reviewed-by: Rob Herring (Arm) <robh@kernel.org> Reviewed-by: Peter Griffin <peter.griffin@linaro.org> Tested-by: Peter Griffin <peter.griffin@linaro.org> # on gs101-oriole Link: https://patch.msgid.link/20251010-acpm-clk-v6-1-321ee8826fd4@linaro.org Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
1 parent 3a86608 commit 83c4e3c

2 files changed

Lines changed: 37 additions & 0 deletions

File tree

Documentation/devicetree/bindings/firmware/google,gs101-acpm-ipc.yaml

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,6 +24,15 @@ properties:
2424
compatible:
2525
const: google,gs101-acpm-ipc
2626

27+
"#clock-cells":
28+
const: 1
29+
description:
30+
Clocks that are variable and index based. These clocks don't provide
31+
an entire range of values between the limits but only discrete points
32+
within the range. The firmware also manages the voltage scaling
33+
appropriately with the clock scaling. The argument is the ID of the
34+
clock contained by the firmware messages.
35+
2736
mboxes:
2837
maxItems: 1
2938

@@ -45,6 +54,7 @@ properties:
4554

4655
required:
4756
- compatible
57+
- "#clock-cells"
4858
- mboxes
4959
- shmem
5060

@@ -56,6 +66,7 @@ examples:
5666
5767
power-management {
5868
compatible = "google,gs101-acpm-ipc";
69+
#clock-cells = <1>;
5970
mboxes = <&ap2apm_mailbox>;
6071
shmem = <&apm_sram>;
6172
Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,26 @@
1+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2+
/*
3+
* Copyright 2025 Linaro Ltd.
4+
*
5+
* Device Tree binding constants for Google gs101 ACPM clock controller.
6+
*/
7+
8+
#ifndef _DT_BINDINGS_CLOCK_GOOGLE_GS101_ACPM_H
9+
#define _DT_BINDINGS_CLOCK_GOOGLE_GS101_ACPM_H
10+
11+
#define GS101_CLK_ACPM_DVFS_MIF 0
12+
#define GS101_CLK_ACPM_DVFS_INT 1
13+
#define GS101_CLK_ACPM_DVFS_CPUCL0 2
14+
#define GS101_CLK_ACPM_DVFS_CPUCL1 3
15+
#define GS101_CLK_ACPM_DVFS_CPUCL2 4
16+
#define GS101_CLK_ACPM_DVFS_G3D 5
17+
#define GS101_CLK_ACPM_DVFS_G3DL2 6
18+
#define GS101_CLK_ACPM_DVFS_TPU 7
19+
#define GS101_CLK_ACPM_DVFS_INTCAM 8
20+
#define GS101_CLK_ACPM_DVFS_TNR 9
21+
#define GS101_CLK_ACPM_DVFS_CAM 10
22+
#define GS101_CLK_ACPM_DVFS_MFC 11
23+
#define GS101_CLK_ACPM_DVFS_DISP 12
24+
#define GS101_CLK_ACPM_DVFS_BO 13
25+
26+
#endif /* _DT_BINDINGS_CLOCK_GOOGLE_GS101_ACPM_H */

0 commit comments

Comments
 (0)