@@ -226,6 +226,14 @@ static const struct llcc_slice_config sm6350_data[] = {
226226 { LLCC_MODPE , 29 , 64 , 1 , 1 , 0xFFF , 0x0 , 0 , 0 , 0 , 0 , 1 , 0 },
227227};
228228
229+ static const struct llcc_slice_config sm7150_data [] = {
230+ { LLCC_CPUSS , 1 , 512 , 1 , 0 , 0xF , 0x0 , 0 , 0 , 0 , 1 , 1 },
231+ { LLCC_MDM , 8 , 128 , 2 , 0 , 0xF , 0x0 , 0 , 0 , 0 , 1 , 0 },
232+ { LLCC_GPUHTW , 11 , 256 , 1 , 1 , 0xF , 0x0 , 0 , 0 , 0 , 1 , 0 },
233+ { LLCC_GPU , 12 , 256 , 1 , 1 , 0xF , 0x0 , 0 , 0 , 0 , 1 , 0 },
234+ { LLCC_NPU , 23 , 512 , 1 , 0 , 0xF , 0x0 , 0 , 0 , 0 , 1 , 0 },
235+ };
236+
229237static const struct llcc_slice_config sm8150_data [] = {
230238 { LLCC_CPUSS , 1 , 3072 , 1 , 1 , 0xFFF , 0x0 , 0 , 0 , 0 , 1 , 1 },
231239 { LLCC_VIDSC0 , 2 , 512 , 2 , 1 , 0xFFF , 0x0 , 0 , 0 , 0 , 1 , 0 },
@@ -464,6 +472,14 @@ static const struct qcom_llcc_config sm6350_cfg = {
464472 .edac_reg_offset = & llcc_v1_edac_reg_offset ,
465473};
466474
475+ static const struct qcom_llcc_config sm7150_cfg = {
476+ .sct_data = sm7150_data ,
477+ .size = ARRAY_SIZE (sm7150_data ),
478+ .need_llcc_cfg = true,
479+ .reg_offset = llcc_v1_reg_offset ,
480+ .edac_reg_offset = & llcc_v1_edac_reg_offset ,
481+ };
482+
467483static const struct qcom_llcc_config sm8150_cfg = {
468484 .sct_data = sm8150_data ,
469485 .size = ARRAY_SIZE (sm8150_data ),
@@ -1041,6 +1057,7 @@ static const struct of_device_id qcom_llcc_of_match[] = {
10411057 { .compatible = "qcom,sc8280xp-llcc" , .data = & sc8280xp_cfg },
10421058 { .compatible = "qcom,sdm845-llcc" , .data = & sdm845_cfg },
10431059 { .compatible = "qcom,sm6350-llcc" , .data = & sm6350_cfg },
1060+ { .compatible = "qcom,sm7150-llcc" , .data = & sm7150_cfg },
10441061 { .compatible = "qcom,sm8150-llcc" , .data = & sm8150_cfg },
10451062 { .compatible = "qcom,sm8250-llcc" , .data = & sm8250_cfg },
10461063 { .compatible = "qcom,sm8350-llcc" , .data = & sm8350_cfg },
0 commit comments