Skip to content

Commit 989567f

Browse files
robherringwilldeacon
authored andcommitted
perf: pmuv3: Add Cortex A520, A715, A720, X3 and X4 PMUs
Add support for the Arm Cortex-A520, Cortex-A715, Cortex-A720, Cortex-X3, and Cortex-X4 CPU PMUs. They are straight-forward additions with just new compatible strings. Acked-by: Mark Rutland <mark.rutland@arm.com> Signed-off-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20230706205505.308523-2-robh@kernel.org Signed-off-by: Will Deacon <will@kernel.org>
1 parent 039768b commit 989567f

1 file changed

Lines changed: 10 additions & 0 deletions

File tree

drivers/perf/arm_pmuv3.c

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1266,9 +1266,14 @@ PMUV3_INIT_SIMPLE(armv8_cortex_a76)
12661266
PMUV3_INIT_SIMPLE(armv8_cortex_a77)
12671267
PMUV3_INIT_SIMPLE(armv8_cortex_a78)
12681268
PMUV3_INIT_SIMPLE(armv9_cortex_a510)
1269+
PMUV3_INIT_SIMPLE(armv9_cortex_a520)
12691270
PMUV3_INIT_SIMPLE(armv9_cortex_a710)
1271+
PMUV3_INIT_SIMPLE(armv9_cortex_a715)
1272+
PMUV3_INIT_SIMPLE(armv9_cortex_a720)
12701273
PMUV3_INIT_SIMPLE(armv8_cortex_x1)
12711274
PMUV3_INIT_SIMPLE(armv9_cortex_x2)
1275+
PMUV3_INIT_SIMPLE(armv9_cortex_x3)
1276+
PMUV3_INIT_SIMPLE(armv9_cortex_x4)
12721277
PMUV3_INIT_SIMPLE(armv8_neoverse_e1)
12731278
PMUV3_INIT_SIMPLE(armv8_neoverse_n1)
12741279
PMUV3_INIT_SIMPLE(armv9_neoverse_n2)
@@ -1334,9 +1339,14 @@ static const struct of_device_id armv8_pmu_of_device_ids[] = {
13341339
{.compatible = "arm,cortex-a77-pmu", .data = armv8_cortex_a77_pmu_init},
13351340
{.compatible = "arm,cortex-a78-pmu", .data = armv8_cortex_a78_pmu_init},
13361341
{.compatible = "arm,cortex-a510-pmu", .data = armv9_cortex_a510_pmu_init},
1342+
{.compatible = "arm,cortex-a520-pmu", .data = armv9_cortex_a520_pmu_init},
13371343
{.compatible = "arm,cortex-a710-pmu", .data = armv9_cortex_a710_pmu_init},
1344+
{.compatible = "arm,cortex-a715-pmu", .data = armv9_cortex_a715_pmu_init},
1345+
{.compatible = "arm,cortex-a720-pmu", .data = armv9_cortex_a720_pmu_init},
13381346
{.compatible = "arm,cortex-x1-pmu", .data = armv8_cortex_x1_pmu_init},
13391347
{.compatible = "arm,cortex-x2-pmu", .data = armv9_cortex_x2_pmu_init},
1348+
{.compatible = "arm,cortex-x3-pmu", .data = armv9_cortex_x3_pmu_init},
1349+
{.compatible = "arm,cortex-x4-pmu", .data = armv9_cortex_x4_pmu_init},
13401350
{.compatible = "arm,neoverse-e1-pmu", .data = armv8_neoverse_e1_pmu_init},
13411351
{.compatible = "arm,neoverse-n1-pmu", .data = armv8_neoverse_n1_pmu_init},
13421352
{.compatible = "arm,neoverse-n2-pmu", .data = armv9_neoverse_n2_pmu_init},

0 commit comments

Comments
 (0)