Skip to content

Commit a1e0a6b

Browse files
hkasivisalexdeucher
authored andcommitted
drm/amdgpu: Set vmid0 PAGE_TABLE_DEPTH for GFX12.1
GFX12.1 uses 2 level gart table. Set the context register appropriately Signed-off-by: Feifei Xu <Feifei.Xu@amd.com> Signed-off-by: Harish Kasiviswanathan <Harish.Kasiviswanathan@amd.com> Reviewed-by: Mukul Joshi <mukul.joshi@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
1 parent 73463e2 commit a1e0a6b

1 file changed

Lines changed: 4 additions & 1 deletion

File tree

drivers/gpu/drm/amd/amdgpu/mmhub_v4_2_0.c

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -395,7 +395,10 @@ static void mmhub_v4_2_0_mid_enable_system_domain(struct amdgpu_device *adev,
395395
tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL,
396396
ENABLE_CONTEXT, 1);
397397
tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL,
398-
PAGE_TABLE_DEPTH, 0);
398+
PAGE_TABLE_DEPTH, adev->gmc.vmid0_page_table_depth);
399+
tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL,
400+
PAGE_TABLE_BLOCK_SIZE,
401+
adev->gmc.vmid0_page_table_block_size);
399402
tmp = REG_SET_FIELD(tmp, MMVM_CONTEXT0_CNTL,
400403
RETRY_PERMISSION_OR_INVALID_PAGE_FAULT, 0);
401404
WREG32_SOC15(MMHUB, GET_INST(MMHUB, i),

0 commit comments

Comments
 (0)