Skip to content

Commit a28a0f6

Browse files
captain5050namhyung
captain5050
authored and
namhyung
committed
perf vendor events intel: Update alderlake/alderlake events to v1.23
Update alderlake and alderlaken events from v1.21 to v1.23 adding the changes from: intel/perfmon@8df4db9 intel/perfmon@846bd24 The tsx_cycles_per_elision metric is updated from PR: intel/perfmon#116 Signed-off-by: Ian Rogers <irogers@google.com> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Cc: Alexandre Torgue <alexandre.torgue@foss.st.com> Cc: Maxime Coquelin <mcoquelin.stm32@gmail.com> Cc: Edward Baker <edward.baker@intel.com> Cc: Zhengjun Xing <zhengjun.xing@linux.intel.com> Link: https://lore.kernel.org/r/20231026003149.3287633-1-irogers@google.com Signed-off-by: Namhyung Kim <namhyung@kernel.org>
1 parent 1768d3a commit a28a0f6

9 files changed

Lines changed: 146 additions & 14 deletions

File tree

‎tools/perf/pmu-events/arch/x86/alderlake/adl-metrics.json‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -99,7 +99,7 @@
9999
},
100100
{
101101
"BriefDescription": "Number of cycles within a transaction divided by the number of elisions.",
102-
"MetricExpr": "(cycles\\-t / el\\-start if has_event(cycles\\-t) else 0)",
102+
"MetricExpr": "(cycles\\-t / el\\-start if has_event(el\\-start) else 0)",
103103
"MetricGroup": "transaction",
104104
"MetricName": "tsx_cycles_per_elision",
105105
"ScaleUnit": "1cycles / elision"

‎tools/perf/pmu-events/arch/x86/alderlake/frontend.json‎

Lines changed: 36 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -394,31 +394,61 @@
394394
"Unit": "cpu_core"
395395
},
396396
{
397-
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled",
397+
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CORE]",
398+
"EventCode": "0x9c",
399+
"EventName": "IDQ_BUBBLES.CORE",
400+
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CORE]",
401+
"SampleAfterValue": "1000003",
402+
"UMask": "0x1",
403+
"Unit": "cpu_core"
404+
},
405+
{
406+
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
407+
"CounterMask": "6",
408+
"EventCode": "0x9c",
409+
"EventName": "IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE",
410+
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE]",
411+
"SampleAfterValue": "1000003",
412+
"UMask": "0x1",
413+
"Unit": "cpu_core"
414+
},
415+
{
416+
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
417+
"CounterMask": "1",
418+
"EventCode": "0x9c",
419+
"EventName": "IDQ_BUBBLES.CYCLES_FE_WAS_OK",
420+
"Invert": "1",
421+
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK]",
422+
"SampleAfterValue": "1000003",
423+
"UMask": "0x1",
424+
"Unit": "cpu_core"
425+
},
426+
{
427+
"BriefDescription": "Uops not delivered by IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CORE]",
398428
"EventCode": "0x9c",
399429
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
400-
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
430+
"PublicDescription": "Counts the number of uops not delivered to by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CORE]",
401431
"SampleAfterValue": "1000003",
402432
"UMask": "0x1",
403433
"Unit": "cpu_core"
404434
},
405435
{
406-
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled",
436+
"BriefDescription": "Cycles when no uops are not delivered by the IDQ when backend of the machine is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
407437
"CounterMask": "6",
408438
"EventCode": "0x9c",
409439
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
410-
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
440+
"PublicDescription": "Counts the number of cycles when no uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_0_UOPS_DELIV.CORE]",
411441
"SampleAfterValue": "1000003",
412442
"UMask": "0x1",
413443
"Unit": "cpu_core"
414444
},
415445
{
416-
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled",
446+
"BriefDescription": "Cycles when optimal number of uops was delivered to the back-end when the back-end is not stalled [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
417447
"CounterMask": "1",
418448
"EventCode": "0x9c",
419449
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
420450
"Invert": "1",
421-
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle.",
451+
"PublicDescription": "Counts the number of cycles when the optimal number of uops were delivered by the Instruction Decode Queue (IDQ) to the back-end of the pipeline when there was no back-end stalls. This event counts for one SMT thread in a given cycle. [This event is alias to IDQ_BUBBLES.CYCLES_FE_WAS_OK]",
422452
"SampleAfterValue": "1000003",
423453
"UMask": "0x1",
424454
"Unit": "cpu_core"

‎tools/perf/pmu-events/arch/x86/alderlake/memory.json‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -248,7 +248,7 @@
248248
"Unit": "cpu_core"
249249
},
250250
{
251-
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
251+
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
252252
"EventCode": "0xB7",
253253
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL",
254254
"MSRIndex": "0x1a6,0x1a7",
@@ -278,7 +278,7 @@
278278
"Unit": "cpu_core"
279279
},
280280
{
281-
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
281+
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
282282
"EventCode": "0xB7",
283283
"EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL",
284284
"MSRIndex": "0x1a6,0x1a7",

‎tools/perf/pmu-events/arch/x86/alderlake/pipeline.json‎

Lines changed: 19 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -238,6 +238,15 @@
238238
"UMask": "0x8",
239239
"Unit": "cpu_core"
240240
},
241+
{
242+
"BriefDescription": "Counts the number of near taken branch instructions retired.",
243+
"EventCode": "0xc4",
244+
"EventName": "BR_INST_RETIRED.NEAR_TAKEN",
245+
"PEBS": "1",
246+
"SampleAfterValue": "200003",
247+
"UMask": "0xc0",
248+
"Unit": "cpu_atom"
249+
},
241250
{
242251
"BriefDescription": "Taken branch instructions retired.",
243252
"EventCode": "0xc4",
@@ -411,6 +420,15 @@
411420
"UMask": "0x7e",
412421
"Unit": "cpu_atom"
413422
},
423+
{
424+
"BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.",
425+
"EventCode": "0xc5",
426+
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
427+
"PEBS": "1",
428+
"SampleAfterValue": "200003",
429+
"UMask": "0x80",
430+
"Unit": "cpu_atom"
431+
},
414432
{
415433
"BriefDescription": "Number of near branch instructions retired that were mispredicted and taken.",
416434
"EventCode": "0xc5",
@@ -842,7 +860,7 @@
842860
"Unit": "cpu_core"
843861
},
844862
{
845-
"BriefDescription": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
863+
"BriefDescription": "Bubble cycles of BAClear (Unknown Branch).",
846864
"EventCode": "0xad",
847865
"EventName": "INT_MISC.UNKNOWN_BRANCH_CYCLES",
848866
"MSRIndex": "0x3F7",

‎tools/perf/pmu-events/arch/x86/alderlake/uncore-interconnect.json‎

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -25,6 +25,7 @@
2525
},
2626
{
2727
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD",
28+
"Deprecated": "1",
2829
"EventCode": "0x81",
2930
"EventName": "UNC_ARB_DAT_REQUESTS.RD",
3031
"PerPkg": "1",
@@ -33,6 +34,7 @@
3334
},
3435
{
3536
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_DAT_OCCUPANCY.ALL",
37+
"Deprecated": "1",
3638
"EventCode": "0x85",
3739
"EventName": "UNC_ARB_IFA_OCCUPANCY.ALL",
3840
"PerPkg": "1",

‎tools/perf/pmu-events/arch/x86/alderlaken/memory.json‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -59,7 +59,7 @@
5959
"UMask": "0x1"
6060
},
6161
{
62-
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache.",
62+
"BriefDescription": "Counts demand data reads that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
6363
"EventCode": "0xB7",
6464
"EventName": "OCR.DEMAND_DATA_RD.L3_MISS_LOCAL",
6565
"MSRIndex": "0x1a6,0x1a7",
@@ -77,7 +77,7 @@
7777
"UMask": "0x1"
7878
},
7979
{
80-
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache.",
80+
"BriefDescription": "Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were not supplied by the L3 cache. [L3_MISS_LOCAL is alias to L3_MISS]",
8181
"EventCode": "0xB7",
8282
"EventName": "OCR.DEMAND_RFO.L3_MISS_LOCAL",
8383
"MSRIndex": "0x1a6,0x1a7",

‎tools/perf/pmu-events/arch/x86/alderlaken/pipeline.json‎

Lines changed: 16 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -90,6 +90,14 @@
9090
"SampleAfterValue": "200003",
9191
"UMask": "0xf7"
9292
},
93+
{
94+
"BriefDescription": "Counts the number of near taken branch instructions retired.",
95+
"EventCode": "0xc4",
96+
"EventName": "BR_INST_RETIRED.NEAR_TAKEN",
97+
"PEBS": "1",
98+
"SampleAfterValue": "200003",
99+
"UMask": "0xc0"
100+
},
93101
{
94102
"BriefDescription": "This event is deprecated. Refer to new event BR_INST_RETIRED.INDIRECT",
95103
"Deprecated": "1",
@@ -183,6 +191,14 @@
183191
"SampleAfterValue": "200003",
184192
"UMask": "0x7e"
185193
},
194+
{
195+
"BriefDescription": "Counts the number of mispredicted near taken branch instructions retired.",
196+
"EventCode": "0xc5",
197+
"EventName": "BR_MISP_RETIRED.NEAR_TAKEN",
198+
"PEBS": "1",
199+
"SampleAfterValue": "200003",
200+
"UMask": "0x80"
201+
},
186202
{
187203
"BriefDescription": "This event is deprecated. Refer to new event BR_MISP_RETIRED.INDIRECT",
188204
"Deprecated": "1",

‎tools/perf/pmu-events/arch/x86/alderlaken/uncore-interconnect.json‎

Lines changed: 66 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,56 @@
77
"UMask": "0x1",
88
"Unit": "ARB"
99
},
10+
{
11+
"BriefDescription": "Each cycle counts number of any coherent request at memory controller that were issued by any core.",
12+
"EventCode": "0x85",
13+
"EventName": "UNC_ARB_DAT_OCCUPANCY.ALL",
14+
"PerPkg": "1",
15+
"UMask": "0x1",
16+
"Unit": "ARB"
17+
},
18+
{
19+
"BriefDescription": "Each cycle counts number of coherent reads pending on data return from memory controller that were issued by any core.",
20+
"EventCode": "0x85",
21+
"EventName": "UNC_ARB_DAT_OCCUPANCY.RD",
22+
"PerPkg": "1",
23+
"UMask": "0x2",
24+
"Unit": "ARB"
25+
},
26+
{
27+
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_REQ_TRK_REQUEST.DRD",
28+
"Deprecated": "1",
29+
"EventCode": "0x81",
30+
"EventName": "UNC_ARB_DAT_REQUESTS.RD",
31+
"PerPkg": "1",
32+
"UMask": "0x2",
33+
"Unit": "ARB"
34+
},
35+
{
36+
"BriefDescription": "This event is deprecated. Refer to new event UNC_ARB_DAT_OCCUPANCY.ALL",
37+
"Deprecated": "1",
38+
"EventCode": "0x85",
39+
"EventName": "UNC_ARB_IFA_OCCUPANCY.ALL",
40+
"PerPkg": "1",
41+
"UMask": "0x1",
42+
"Unit": "ARB"
43+
},
44+
{
45+
"BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_OCCUPANCY.RD]",
46+
"EventCode": "0x80",
47+
"EventName": "UNC_ARB_REQ_TRK_OCCUPANCY.DRD",
48+
"PerPkg": "1",
49+
"UMask": "0x2",
50+
"Unit": "ARB"
51+
},
52+
{
53+
"BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_TRK_REQUESTS.RD]",
54+
"EventCode": "0x81",
55+
"EventName": "UNC_ARB_REQ_TRK_REQUEST.DRD",
56+
"PerPkg": "1",
57+
"UMask": "0x2",
58+
"Unit": "ARB"
59+
},
1060
{
1161
"BriefDescription": "Each cycle counts number of all outgoing valid entries in ReqTrk. Such entry is defined as valid from its allocation in ReqTrk till deallocation. Accounts for Coherent and non-coherent traffic.",
1262
"EventCode": "0x80",
@@ -15,12 +65,28 @@
1565
"UMask": "0x1",
1666
"Unit": "ARB"
1767
},
68+
{
69+
"BriefDescription": "Each cycle count number of 'valid' coherent Data Read entries . Such entry is defined as valid when it is allocated till deallocation. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_OCCUPANCY.DRD]",
70+
"EventCode": "0x80",
71+
"EventName": "UNC_ARB_TRK_OCCUPANCY.RD",
72+
"PerPkg": "1",
73+
"UMask": "0x2",
74+
"Unit": "ARB"
75+
},
1876
{
1977
"BriefDescription": "Counts the number of coherent and in-coherent requests initiated by IA cores, processor graphic units, or LLC.",
2078
"EventCode": "0x81",
2179
"EventName": "UNC_ARB_TRK_REQUESTS.ALL",
2280
"PerPkg": "1",
2381
"UMask": "0x1",
2482
"Unit": "ARB"
83+
},
84+
{
85+
"BriefDescription": "Number of all coherent Data Read entries. Doesn't include prefetches [This event is alias to UNC_ARB_REQ_TRK_REQUEST.DRD]",
86+
"EventCode": "0x81",
87+
"EventName": "UNC_ARB_TRK_REQUESTS.RD",
88+
"PerPkg": "1",
89+
"UMask": "0x2",
90+
"Unit": "ARB"
2591
}
2692
]

‎tools/perf/pmu-events/arch/x86/mapfile.csv‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
Family-model,Version,Filename,EventType
2-
GenuineIntel-6-(97|9A|B7|BA|BF),v1.21,alderlake,core
3-
GenuineIntel-6-BE,v1.21,alderlaken,core
2+
GenuineIntel-6-(97|9A|B7|BA|BF),v1.23,alderlake,core
3+
GenuineIntel-6-BE,v1.23,alderlaken,core
44
GenuineIntel-6-(1C|26|27|35|36),v4,bonnell,core
55
GenuineIntel-6-(3D|47),v28,broadwell,core
66
GenuineIntel-6-56,v11,broadwellde,core

0 commit comments

Comments
 (0)