Skip to content

Commit a3eebcb

Browse files
Andre-ARMjernejsk
authored andcommitted
dts: add riscv include prefix link
The Allwinner D1/D1s SoCs (with a RISC-V core) use an (almost?) identical die as their R528/T113-s siblings with ARM Cortex-A7 cores. To allow sharing the basic SoC .dtsi files across those two architectures as well, introduce a symlink to the RISC-V DT directory. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Conor Dooley <conor.dooley@microchip.com> Acked-by: Palmer Dabbelt <palmer@rivosinc.com> Link: https://lore.kernel.org/r/20230320005249.13403-2-andre.przywara@arm.com Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com>
1 parent cc18586 commit a3eebcb

1 file changed

Lines changed: 1 addition & 0 deletions

File tree

  • scripts/dtc/include-prefixes

scripts/dtc/include-prefixes/riscv

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
../../../arch/riscv/boot/dts

0 commit comments

Comments
 (0)