Skip to content

Commit aaad0e2

Browse files
zhenywPeter Zijlstra
authored andcommitted
perf/x86/intel/uncore: Use D0:F0 as a default device
Some uncore PMON registers are located in the MMIO space of the Host Bridge and DRAM Controller device, which is located at D0:F0 for Tiger Lake and later client generation. Use D0:F0 as a default device. So it doesn't need to keep adding the complete Device ID list for each generation anymore. Signed-off-by: Zhenyu Wang <zhenyuw@linux.intel.com> Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org> Reviewed-by: Kan Liang <kan.liang@linux.intel.com> Link: https://lore.kernel.org/r/20240731141353.759643-5-kan.liang@linux.intel.com
1 parent 9ac57c4 commit aaad0e2

1 file changed

Lines changed: 4 additions & 0 deletions

File tree

arch/x86/events/intel/uncore_snb.c

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1504,6 +1504,10 @@ static struct pci_dev *tgl_uncore_get_mc_dev(void)
15041504
ids++;
15051505
}
15061506

1507+
/* Just try to grab 00:00.0 device */
1508+
if (!mc_dev)
1509+
mc_dev = pci_get_domain_bus_and_slot(0, 0, PCI_DEVFN(0, 0));
1510+
15071511
return mc_dev;
15081512
}
15091513

0 commit comments

Comments
 (0)