Skip to content

Commit b2f0678

Browse files
CL Wangbroonie
authored andcommitted
spi: dt-bindings: Add support for ATCSPI200 SPI controller
Document devicetree bindings for the Andes ATCSPI200 SPI controller. Signed-off-by: CL Wang <cl634@andestech.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Link: https://patch.msgid.link/20251215132349.513843-2-cl634@andestech.com Signed-off-by: Mark Brown <broonie@kernel.org>
1 parent 8f0b4cc commit b2f0678

1 file changed

Lines changed: 85 additions & 0 deletions

File tree

Lines changed: 85 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,85 @@
1+
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2+
%YAML 1.2
3+
---
4+
$id: http://devicetree.org/schemas/spi/andestech,ae350-spi.yaml#
5+
$schema: http://devicetree.org/meta-schemas/core.yaml#
6+
7+
title: Andes ATCSPI200 SPI controller
8+
9+
maintainers:
10+
- CL Wang <cl634@andestech.com>
11+
12+
properties:
13+
compatible:
14+
oneOf:
15+
- items:
16+
- enum:
17+
- andestech,qilai-spi
18+
- const: andestech,ae350-spi
19+
- const: andestech,ae350-spi
20+
21+
reg:
22+
maxItems: 1
23+
24+
clocks:
25+
maxItems: 1
26+
27+
num-cs:
28+
description: Number of chip selects supported
29+
maxItems: 1
30+
31+
dmas:
32+
items:
33+
- description: Transmit FIFO DMA channel
34+
- description: Receive FIFO DMA channel
35+
36+
dma-names:
37+
items:
38+
- const: tx
39+
- const: rx
40+
41+
patternProperties:
42+
"@[0-9a-f]+$":
43+
type: object
44+
additionalProperties: true
45+
46+
properties:
47+
spi-rx-bus-width:
48+
enum: [1, 4]
49+
50+
spi-tx-bus-width:
51+
enum: [1, 4]
52+
53+
allOf:
54+
- $ref: spi-controller.yaml#
55+
56+
required:
57+
- compatible
58+
- reg
59+
- clocks
60+
- dmas
61+
- dma-names
62+
63+
unevaluatedProperties: false
64+
65+
examples:
66+
- |
67+
spi@f0b00000 {
68+
compatible = "andestech,ae350-spi";
69+
reg = <0xf0b00000 0x100>;
70+
clocks = <&clk_spi>;
71+
dmas = <&dma0 0>, <&dma0 1>;
72+
dma-names = "tx", "rx";
73+
74+
#address-cells = <1>;
75+
#size-cells = <0>;
76+
77+
flash@0 {
78+
compatible = "jedec,spi-nor";
79+
reg = <0>;
80+
spi-tx-bus-width = <4>;
81+
spi-rx-bus-width = <4>;
82+
spi-cpol;
83+
spi-cpha;
84+
};
85+
};

0 commit comments

Comments
 (0)