Skip to content

Commit b3a9801

Browse files
Rahul TanwarKAGA-KOKO
authored andcommitted
dt-bindings: x86: apic: Introduce new optional bool property for lapic
X86 defines a few possible interrupt delivery modes. With respect to boot/init time, mainly two interrupt delivery modes are possible. - PIC Mode: Legacy external 8259 compliant PIC interrupt controller - Virtual Wire Mode: Use lapic as virtual wire interrupt delivery mode ACPI and MPS spec compliant systems provide this information, but for OF based systems, it is by default set to PIC mode. In fact it is hardcoded to legacy PIC mode for OF based x86 systems with no option to choose the configuration between PIC mode & virtual wire mode. For this purpose, introduce a new boolean property for the lapic interrupt controller node which allows to configure it for virtual wire mode as well. Property name: 'intel,virtual-wire-mode' Type: Boolean If not present/not defined, interrupt delivery mode defaults to legacy PIC mode. If present/defined, interrupt delivery mode is set to virtual wire mode. Suggested-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Rahul Tanwar <rtanwar@maxlinear.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20221124084143.21841-3-rtanwar@maxlinear.com
1 parent 2b822f4 commit b3a9801

1 file changed

Lines changed: 14 additions & 0 deletions

File tree

Documentation/devicetree/bindings/interrupt-controller/intel,ce4100-lapic.yaml

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -39,6 +39,19 @@ properties:
3939
'#interrupt-cells':
4040
const: 2
4141

42+
intel,virtual-wire-mode:
43+
description: Intel defines a few possible interrupt delivery
44+
modes. With respect to boot/init time, mainly two interrupt
45+
delivery modes are possible.
46+
PIC Mode - Legacy external 8259 compliant PIC interrupt controller.
47+
Virtual Wire Mode - use lapic as virtual wire interrupt delivery mode.
48+
For ACPI or MPS spec compliant systems, it is figured out by some read
49+
only bit field/s available in their respective defined data structures.
50+
For OF based systems, it is by default set to PIC mode.
51+
But if this optional boolean property is set, then the interrupt delivery
52+
mode is configured to virtual wire compatibility mode.
53+
type: boolean
54+
4255
required:
4356
- compatible
4457
- reg
@@ -54,4 +67,5 @@ examples:
5467
reg = <0xfee00000 0x1000>;
5568
interrupt-controller;
5669
#interrupt-cells = <2>;
70+
intel,virtual-wire-mode;
5771
};

0 commit comments

Comments
 (0)