Skip to content

Commit b9bb7e8

Browse files
lumagwilldeacon
authored andcommitted
iommu/arm-smmu: disable PRR on SM8250
On SM8250 / QRB5165-RB5 using PRR bits resets the device, most likely because of the hyp limitations. Disable PRR support on that platform. Fixes: 7f2ef1b ("iommu/arm-smmu: Add support for PRR bit setup") Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com> Reviewed-by: Akhil P Oommen <akhilpo@oss.qualcomm.com> Reviewed-by: Rob Clark <robin.clark@oss.qualcomm.com> Link: https://lore.kernel.org/r/20250705-iommu-fix-prr-v2-1-406fecc37cf8@oss.qualcomm.com Signed-off-by: Will Deacon <will@kernel.org>
1 parent 49f4263 commit b9bb7e8

1 file changed

Lines changed: 2 additions & 1 deletion

File tree

drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -355,7 +355,8 @@ static int qcom_adreno_smmu_init_context(struct arm_smmu_domain *smmu_domain,
355355
priv->set_prr_addr = NULL;
356356

357357
if (of_device_is_compatible(np, "qcom,smmu-500") &&
358-
of_device_is_compatible(np, "qcom,adreno-smmu")) {
358+
!of_device_is_compatible(np, "qcom,sm8250-smmu-500") &&
359+
of_device_is_compatible(np, "qcom,adreno-smmu")) {
359360
priv->set_prr_bit = qcom_adreno_smmu_set_prr_bit;
360361
priv->set_prr_addr = qcom_adreno_smmu_set_prr_addr;
361362
}

0 commit comments

Comments
 (0)