Skip to content

Commit beeff79

Browse files
ishikawa-yjrtbebarino
authored andcommitted
dt-bindings: clock: tmpv770x: Add VIIF clocks
Add clock and reset identifiers for the Video Input Interface. These identifiers support two instances: VIIF0 and VIIF1. Signed-off-by: Yuji Ishikawa <yuji2.ishikawa@toshiba.co.jp> Acked-by: Conor Dooley <conor.dooley@microchip.com> Signed-off-by: Stephen Boyd <sboyd@kernel.org>
1 parent d10f26a commit beeff79

2 files changed

Lines changed: 19 additions & 0 deletions

File tree

include/dt-bindings/clock/toshiba,tmpv770x.h

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -140,6 +140,9 @@
140140
#define TMPV770X_CLK_PIREFCLK 124
141141
#define TMPV770X_CLK_SBUS 125
142142
#define TMPV770X_CLK_BUSLCK 126
143+
#define TMPV770X_CLK_VIIFBS1_L2ISP 127
144+
#define TMPV770X_CLK_VIIFBS1_L1ISP 128
145+
#define TMPV770X_CLK_VIIFBS1_PROC 129
143146

144147
/* Reset */
145148
#define TMPV770X_RESET_PIETHER_2P5M 0
@@ -174,5 +177,13 @@
174177
#define TMPV770X_RESET_PIPCMIF 29
175178
#define TMPV770X_RESET_PICKMON 30
176179
#define TMPV770X_RESET_SBUSCLK 31
180+
#define TMPV770X_RESET_VIIFBS0 32
181+
#define TMPV770X_RESET_VIIFBS0_APB 33
182+
#define TMPV770X_RESET_VIIFBS0_L2ISP 34
183+
#define TMPV770X_RESET_VIIFBS0_L1ISP 35
184+
#define TMPV770X_RESET_VIIFBS1 36
185+
#define TMPV770X_RESET_VIIFBS1_APB 37
186+
#define TMPV770X_RESET_VIIFBS1_L2ISP 38
187+
#define TMPV770X_RESET_VIIFBS1_L1ISP 39
177188

178189
#endif /*_DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_ */

include/dt-bindings/reset/toshiba,tmpv770x.h

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -36,5 +36,13 @@
3636
#define TMPV770X_RESET_PIPCMIF 29
3737
#define TMPV770X_RESET_PICKMON 30
3838
#define TMPV770X_RESET_SBUSCLK 31
39+
#define TMPV770X_RESET_VIIFBS0 32
40+
#define TMPV770X_RESET_VIIFBS0_APB 33
41+
#define TMPV770X_RESET_VIIFBS0_L2ISP 34
42+
#define TMPV770X_RESET_VIIFBS0_L1ISP 35
43+
#define TMPV770X_RESET_VIIFBS1 36
44+
#define TMPV770X_RESET_VIIFBS1_APB 37
45+
#define TMPV770X_RESET_VIIFBS1_L2ISP 38
46+
#define TMPV770X_RESET_VIIFBS1_L1ISP 39
3947

4048
#endif /*_DT_BINDINGS_RESET_TOSHIBA_TMPV770X_H_ */

0 commit comments

Comments
 (0)