Skip to content

Commit c5e91ba

Browse files
Wolfram Sanggeertu
authored andcommitted
clk: renesas: r8a779a0: Add RAVB clocks
Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Link: https://lore.kernel.org/r/20210121100619.5653-3-wsa+renesas@sang-engineering.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent 6893a77 commit c5e91ba

1 file changed

Lines changed: 6 additions & 0 deletions

File tree

drivers/clk/renesas/r8a779a0-cpg-mssr.c

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -156,6 +156,12 @@ static const struct cpg_core_clk r8a779a0_core_clks[] __initconst = {
156156
};
157157

158158
static const struct mssr_mod_clk r8a779a0_mod_clks[] __initconst = {
159+
DEF_MOD("avb0", 211, R8A779A0_CLK_S3D2),
160+
DEF_MOD("avb1", 212, R8A779A0_CLK_S3D2),
161+
DEF_MOD("avb2", 213, R8A779A0_CLK_S3D2),
162+
DEF_MOD("avb3", 214, R8A779A0_CLK_S3D2),
163+
DEF_MOD("avb4", 215, R8A779A0_CLK_S3D2),
164+
DEF_MOD("avb5", 216, R8A779A0_CLK_S3D2),
159165
DEF_MOD("csi40", 331, R8A779A0_CLK_CSI0),
160166
DEF_MOD("csi41", 400, R8A779A0_CLK_CSI0),
161167
DEF_MOD("csi42", 401, R8A779A0_CLK_CSI0),

0 commit comments

Comments
 (0)