Skip to content

Commit c6b63d5

Browse files
bijudasgeertu
bijudas
authored and
geertu
committed
clk: renesas: r9a09g047: Add RSCI clocks/resets
Add RSCI clock and reset entries. Signed-off-by: Biju Das <biju.das.jz@bp.renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Link: https://patch.msgid.link/20251027154615.115759-2-biju.das.jz@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
1 parent f8def05 commit c6b63d5

1 file changed

Lines changed: 126 additions & 0 deletions

File tree

‎drivers/clk/renesas/r9a09g047-cpg.c‎

Lines changed: 126 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -44,6 +44,9 @@ enum clk_ids {
4444
CLK_PLLCLN_DIV8,
4545
CLK_PLLCLN_DIV16,
4646
CLK_PLLCLN_DIV20,
47+
CLK_PLLCLN_DIV64,
48+
CLK_PLLCLN_DIV256,
49+
CLK_PLLCLN_DIV1024,
4750
CLK_PLLDTY_ACPU,
4851
CLK_PLLDTY_ACPU_DIV2,
4952
CLK_PLLDTY_ACPU_DIV4,
@@ -142,6 +145,9 @@ static const struct cpg_core_clk r9a09g047_core_clks[] __initconst = {
142145
DEF_FIXED(".pllcln_div8", CLK_PLLCLN_DIV8, CLK_PLLCLN, 1, 8),
143146
DEF_FIXED(".pllcln_div16", CLK_PLLCLN_DIV16, CLK_PLLCLN, 1, 16),
144147
DEF_FIXED(".pllcln_div20", CLK_PLLCLN_DIV20, CLK_PLLCLN, 1, 20),
148+
DEF_FIXED(".pllcln_div64", CLK_PLLCLN_DIV64, CLK_PLLCLN, 1, 64),
149+
DEF_FIXED(".pllcln_div256", CLK_PLLCLN_DIV256, CLK_PLLCLN, 1, 256),
150+
DEF_FIXED(".pllcln_div1024", CLK_PLLCLN_DIV1024, CLK_PLLCLN, 1, 1024),
145151

146152
DEF_DDIV(".plldty_acpu", CLK_PLLDTY_ACPU, CLK_PLLDTY, CDDIV0_DIVCTL2, dtable_2_64),
147153
DEF_FIXED(".plldty_acpu_div2", CLK_PLLDTY_ACPU_DIV2, CLK_PLLDTY_ACPU, 1, 2),
@@ -218,6 +224,106 @@ static const struct rzv2h_mod_clk r9a09g047_mod_clks[] __initconst = {
218224
BUS_MSTOP(5, BIT(13))),
219225
DEF_MOD("wdt_3_clk_loco", CLK_QEXTAL, 5, 2, 2, 18,
220226
BUS_MSTOP(5, BIT(13))),
227+
DEF_MOD("rsci0_pclk", CLK_PLLCLN_DIV16, 5, 13, 2, 29,
228+
BUS_MSTOP(11, BIT(3))),
229+
DEF_MOD("rsci0_tclk", CLK_PLLCLN_DIV16, 5, 14, 2, 30,
230+
BUS_MSTOP(11, BIT(3))),
231+
DEF_MOD("rsci0_ps_ps3_n", CLK_PLLCLN_DIV1024, 5, 15, 2, 31,
232+
BUS_MSTOP(11, BIT(3))),
233+
DEF_MOD("rsci0_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 0, 3, 0,
234+
BUS_MSTOP(11, BIT(3))),
235+
DEF_MOD("rsci0_ps_ps1_n", CLK_PLLCLN_DIV64, 6, 1, 3, 1,
236+
BUS_MSTOP(11, BIT(3))),
237+
DEF_MOD("rsci1_pclk", CLK_PLLCLN_DIV16, 6, 2, 3, 2,
238+
BUS_MSTOP(11, BIT(4))),
239+
DEF_MOD("rsci1_tclk", CLK_PLLCLN_DIV16, 6, 3, 3, 3,
240+
BUS_MSTOP(11, BIT(4))),
241+
DEF_MOD("rsci1_ps_ps3_n", CLK_PLLCLN_DIV1024, 6, 4, 3, 4,
242+
BUS_MSTOP(11, BIT(4))),
243+
DEF_MOD("rsci1_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 5, 3, 5,
244+
BUS_MSTOP(11, BIT(4))),
245+
DEF_MOD("rsci1_ps_ps1_n", CLK_PLLCLN_DIV64, 6, 6, 3, 6,
246+
BUS_MSTOP(11, BIT(4))),
247+
DEF_MOD("rsci2_pclk", CLK_PLLCLN_DIV16, 6, 7, 3, 7,
248+
BUS_MSTOP(11, BIT(5))),
249+
DEF_MOD("rsci2_tclk", CLK_PLLCLN_DIV16, 6, 8, 3, 8,
250+
BUS_MSTOP(11, BIT(5))),
251+
DEF_MOD("rsci2_ps_ps3_n", CLK_PLLCLN_DIV1024, 6, 9, 3, 9,
252+
BUS_MSTOP(11, BIT(5))),
253+
DEF_MOD("rsci2_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 10, 3, 10,
254+
BUS_MSTOP(11, BIT(5))),
255+
DEF_MOD("rsci2_ps_ps1_n", CLK_PLLCLN_DIV64, 6, 11, 3, 11,
256+
BUS_MSTOP(11, BIT(5))),
257+
DEF_MOD("rsci3_pclk", CLK_PLLCLN_DIV16, 6, 12, 3, 12,
258+
BUS_MSTOP(11, BIT(6))),
259+
DEF_MOD("rsci3_tclk", CLK_PLLCLN_DIV16, 6, 13, 3, 13,
260+
BUS_MSTOP(11, BIT(6))),
261+
DEF_MOD("rsci3_ps_ps3_n", CLK_PLLCLN_DIV1024, 6, 14, 3, 14,
262+
BUS_MSTOP(11, BIT(6))),
263+
DEF_MOD("rsci3_ps_ps2_n", CLK_PLLCLN_DIV256, 6, 15, 3, 15,
264+
BUS_MSTOP(11, BIT(6))),
265+
DEF_MOD("rsci3_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 0, 3, 16,
266+
BUS_MSTOP(11, BIT(6))),
267+
DEF_MOD("rsci4_pclk", CLK_PLLCLN_DIV16, 7, 1, 3, 17,
268+
BUS_MSTOP(11, BIT(7))),
269+
DEF_MOD("rsci4_tclk", CLK_PLLCLN_DIV16, 7, 2, 3, 18,
270+
BUS_MSTOP(11, BIT(7))),
271+
DEF_MOD("rsci4_ps_ps3_n", CLK_PLLCLN_DIV1024, 7, 3, 3, 19,
272+
BUS_MSTOP(11, BIT(7))),
273+
DEF_MOD("rsci4_ps_ps2_n", CLK_PLLCLN_DIV256, 7, 4, 3, 20,
274+
BUS_MSTOP(11, BIT(7))),
275+
DEF_MOD("rsci4_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 5, 3, 21,
276+
BUS_MSTOP(11, BIT(7))),
277+
DEF_MOD("rsci5_pclk", CLK_PLLCLN_DIV16, 7, 6, 3, 22,
278+
BUS_MSTOP(11, BIT(8))),
279+
DEF_MOD("rsci5_tclk", CLK_PLLCLN_DIV16, 7, 7, 3, 23,
280+
BUS_MSTOP(11, BIT(8))),
281+
DEF_MOD("rsci5_ps_ps3_n", CLK_PLLCLN_DIV1024, 7, 8, 3, 24,
282+
BUS_MSTOP(11, BIT(8))),
283+
DEF_MOD("rsci5_ps_ps2_n", CLK_PLLCLN_DIV256, 7, 9, 3, 25,
284+
BUS_MSTOP(11, BIT(8))),
285+
DEF_MOD("rsci5_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 10, 3, 26,
286+
BUS_MSTOP(11, BIT(8))),
287+
DEF_MOD("rsci6_pclk", CLK_PLLCLN_DIV16, 7, 11, 3, 27,
288+
BUS_MSTOP(11, BIT(9))),
289+
DEF_MOD("rsci6_tclk", CLK_PLLCLN_DIV16, 7, 12, 3, 28,
290+
BUS_MSTOP(11, BIT(9))),
291+
DEF_MOD("rsci6_ps_ps3_n", CLK_PLLCLN_DIV1024, 7, 13, 3, 29,
292+
BUS_MSTOP(11, BIT(9))),
293+
DEF_MOD("rsci6_ps_ps2_n", CLK_PLLCLN_DIV256, 7, 14, 3, 30,
294+
BUS_MSTOP(11, BIT(9))),
295+
DEF_MOD("rsci6_ps_ps1_n", CLK_PLLCLN_DIV64, 7, 15, 3, 31,
296+
BUS_MSTOP(11, BIT(9))),
297+
DEF_MOD("rsci7_pclk", CLK_PLLCLN_DIV16, 8, 0, 4, 0,
298+
BUS_MSTOP(11, BIT(10))),
299+
DEF_MOD("rsci7_tclk", CLK_PLLCLN_DIV16, 8, 1, 4, 1,
300+
BUS_MSTOP(11, BIT(10))),
301+
DEF_MOD("rsci7_ps_ps3_n", CLK_PLLCLN_DIV1024, 8, 2, 4, 2,
302+
BUS_MSTOP(11, BIT(10))),
303+
DEF_MOD("rsci7_ps_ps2_n", CLK_PLLCLN_DIV256, 8, 3, 4, 3,
304+
BUS_MSTOP(11, BIT(10))),
305+
DEF_MOD("rsci7_ps_ps1_n", CLK_PLLCLN_DIV64, 8, 4, 4, 4,
306+
BUS_MSTOP(11, BIT(10))),
307+
DEF_MOD("rsci8_pclk", CLK_PLLCLN_DIV16, 8, 5, 4, 5,
308+
BUS_MSTOP(11, BIT(11))),
309+
DEF_MOD("rsci8_tclk", CLK_PLLCLN_DIV16, 8, 6, 4, 6,
310+
BUS_MSTOP(11, BIT(11))),
311+
DEF_MOD("rsci8_ps_ps3_n", CLK_PLLCLN_DIV1024, 8, 7, 4, 7,
312+
BUS_MSTOP(11, BIT(11))),
313+
DEF_MOD("rsci8_ps_ps2_n", CLK_PLLCLN_DIV256, 8, 8, 4, 8,
314+
BUS_MSTOP(11, BIT(11))),
315+
DEF_MOD("rsci8_ps_ps1_n", CLK_PLLCLN_DIV64, 8, 9, 4, 9,
316+
BUS_MSTOP(11, BIT(11))),
317+
DEF_MOD("rsci9_pclk", CLK_PLLCLN_DIV16, 8, 10, 4, 10,
318+
BUS_MSTOP(11, BIT(12))),
319+
DEF_MOD("rsci9_tclk", CLK_PLLCLN_DIV16, 8, 11, 4, 11,
320+
BUS_MSTOP(11, BIT(12))),
321+
DEF_MOD("rsci9_ps_ps3_n", CLK_PLLCLN_DIV1024, 8, 12, 4, 12,
322+
BUS_MSTOP(11, BIT(12))),
323+
DEF_MOD("rsci9_ps_ps2_n", CLK_PLLCLN_DIV256, 8, 13, 4, 13,
324+
BUS_MSTOP(11, BIT(12))),
325+
DEF_MOD("rsci9_ps_ps1_n", CLK_PLLCLN_DIV64, 8, 14, 4, 14,
326+
BUS_MSTOP(11, BIT(12))),
221327
DEF_MOD("scif_0_clk_pck", CLK_PLLCM33_DIV16, 8, 15, 4, 15,
222328
BUS_MSTOP(3, BIT(14))),
223329
DEF_MOD("i3c_0_pclkrw", CLK_PLLCLN_DIV16, 9, 0, 4, 16,
@@ -351,6 +457,26 @@ static const struct rzv2h_reset r9a09g047_resets[] __initconst = {
351457
DEF_RST(7, 6, 3, 7), /* WDT_1_RESET */
352458
DEF_RST(7, 7, 3, 8), /* WDT_2_RESET */
353459
DEF_RST(7, 8, 3, 9), /* WDT_3_RESET */
460+
DEF_RST(8, 1, 3, 18), /* RSCI0_PRESETN */
461+
DEF_RST(8, 2, 3, 19), /* RSCI0_TRESETN */
462+
DEF_RST(8, 3, 3, 20), /* RSCI1_PRESETN */
463+
DEF_RST(8, 4, 3, 21), /* RSCI1_TRESETN */
464+
DEF_RST(8, 5, 3, 22), /* RSCI2_PRESETN */
465+
DEF_RST(8, 6, 3, 23), /* RSCI2_TRESETN */
466+
DEF_RST(8, 7, 3, 24), /* RSCI3_PRESETN */
467+
DEF_RST(8, 8, 3, 25), /* RSCI3_TRESETN */
468+
DEF_RST(8, 9, 3, 26), /* RSCI4_PRESETN */
469+
DEF_RST(8, 10, 3, 27), /* RSCI4_TRESETN */
470+
DEF_RST(8, 11, 3, 28), /* RSCI5_PRESETN */
471+
DEF_RST(8, 12, 3, 29), /* RSCI5_TRESETN */
472+
DEF_RST(8, 13, 3, 30), /* RSCI6_PRESETN */
473+
DEF_RST(8, 14, 3, 31), /* RSCI6_TRESETN */
474+
DEF_RST(8, 15, 4, 0), /* RSCI7_PRESETN */
475+
DEF_RST(9, 0, 4, 1), /* RSCI7_TRESETN */
476+
DEF_RST(9, 1, 4, 2), /* RSCI8_PRESETN */
477+
DEF_RST(9, 2, 4, 3), /* RSCI8_TRESETN */
478+
DEF_RST(9, 3, 4, 4), /* RSCI9_PRESETN */
479+
DEF_RST(9, 4, 4, 5), /* RSCI9_TRESETN */
354480
DEF_RST(9, 5, 4, 6), /* SCIF_0_RST_SYSTEM_N */
355481
DEF_RST(9, 6, 4, 7), /* I3C_0_PRESETN */
356482
DEF_RST(9, 7, 4, 8), /* I3C_0_TRESETN */

0 commit comments

Comments
 (0)