Skip to content

Commit c751047

Browse files
nfrapradombgg
authored andcommitted
arm64: dts: mt8192: Follow binding order for SCP registers
The dt-binding for SCP documents the reg-names order as sram, cfg, l1tcm. Update the SCP node on the mt8192 devicetree to follow that order, which gets rid of a dtbs_check warning. This doesn't change any behavior since the SCP driver accesses the memory regions through the names anyway. Fixes: c63556e ("arm64: dts: mt8192: Add SCP node") Signed-off-by: Nícolas F. R. A. Prado <nfraprado@collabora.com> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Reviewed-by: Chen-Yu Tsai <wenst@chromium.org> Link: https://lore.kernel.org/r/20220504214516.2957504-1-nfraprado@collabora.com Signed-off-by: Matthias Brugger <matthias.bgg@gmail.com>
1 parent 5ba090a commit c751047

1 file changed

Lines changed: 3 additions & 3 deletions

File tree

arch/arm64/boot/dts/mediatek/mt8192.dtsi

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -699,9 +699,9 @@
699699
scp: scp@10500000 {
700700
compatible = "mediatek,mt8192-scp";
701701
reg = <0 0x10500000 0 0x100000>,
702-
<0 0x10700000 0 0x8000>,
703-
<0 0x10720000 0 0xe0000>;
704-
reg-names = "sram", "l1tcm", "cfg";
702+
<0 0x10720000 0 0xe0000>,
703+
<0 0x10700000 0 0x8000>;
704+
reg-names = "sram", "cfg", "l1tcm";
705705
interrupts = <GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH 0>;
706706
clocks = <&infracfg CLK_INFRA_SCPSYS>;
707707
clock-names = "main";

0 commit comments

Comments
 (0)