Skip to content

Commit ccf3458

Browse files
airliedairlied
committed
Merge tag 'amd-drm-fixes-5.17-2022-01-19' of https://gitlab.freedesktop.org/agd5f/linux into drm-next
amd-drm-fixes-5.17-2022-01-19: amdgpu: - SR-IOV fix - VCN harvest fix - Suspend/resume fixes - Tahiti fix - Enable GPU recovery on yellow carp radeon: - Fix error handling regression in radeon_driver_open_kms Signed-off-by: Dave Airlie <airlied@redhat.com> From: Alex Deucher <alexander.deucher@amd.com> Link: https://patchwork.freedesktop.org/patch/msgid/20220120013547.5649-1-alexander.deucher@amd.com
2 parents 410482b + 4722f46 commit ccf3458

15 files changed

Lines changed: 75 additions & 139 deletions

File tree

‎drivers/gpu/drm/amd/amdgpu/amdgpu_device.c‎

Lines changed: 18 additions & 27 deletions
Original file line numberDiff line numberDiff line change
@@ -2354,7 +2354,7 @@ static int amdgpu_device_ip_init(struct amdgpu_device *adev)
23542354
}
23552355

23562356
if (amdgpu_sriov_vf(adev))
2357-
amdgpu_virt_exchange_data(adev);
2357+
amdgpu_virt_init_data_exchange(adev);
23582358

23592359
r = amdgpu_ib_pool_init(adev);
23602360
if (r) {
@@ -4450,33 +4450,24 @@ bool amdgpu_device_should_recover_gpu(struct amdgpu_device *adev)
44504450

44514451
if (amdgpu_gpu_recovery == -1) {
44524452
switch (adev->asic_type) {
4453-
case CHIP_BONAIRE:
4454-
case CHIP_HAWAII:
4455-
case CHIP_TOPAZ:
4456-
case CHIP_TONGA:
4457-
case CHIP_FIJI:
4458-
case CHIP_POLARIS10:
4459-
case CHIP_POLARIS11:
4460-
case CHIP_POLARIS12:
4461-
case CHIP_VEGAM:
4462-
case CHIP_VEGA20:
4463-
case CHIP_VEGA10:
4464-
case CHIP_VEGA12:
4465-
case CHIP_RAVEN:
4466-
case CHIP_ARCTURUS:
4467-
case CHIP_RENOIR:
4468-
case CHIP_NAVI10:
4469-
case CHIP_NAVI14:
4470-
case CHIP_NAVI12:
4471-
case CHIP_SIENNA_CICHLID:
4472-
case CHIP_NAVY_FLOUNDER:
4473-
case CHIP_DIMGREY_CAVEFISH:
4474-
case CHIP_BEIGE_GOBY:
4475-
case CHIP_VANGOGH:
4476-
case CHIP_ALDEBARAN:
4477-
break;
4478-
default:
4453+
#ifdef CONFIG_DRM_AMDGPU_SI
4454+
case CHIP_VERDE:
4455+
case CHIP_TAHITI:
4456+
case CHIP_PITCAIRN:
4457+
case CHIP_OLAND:
4458+
case CHIP_HAINAN:
4459+
#endif
4460+
#ifdef CONFIG_DRM_AMDGPU_CIK
4461+
case CHIP_KAVERI:
4462+
case CHIP_KABINI:
4463+
case CHIP_MULLINS:
4464+
#endif
4465+
case CHIP_CARRIZO:
4466+
case CHIP_STONEY:
4467+
case CHIP_CYAN_SKILLFISH:
44794468
goto disabled;
4469+
default:
4470+
break;
44804471
}
44814472
}
44824473

‎drivers/gpu/drm/amd/amdgpu/amdgpu_discovery.c‎

Lines changed: 27 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -243,6 +243,30 @@ static inline bool amdgpu_discovery_verify_binary_signature(uint8_t *binary)
243243
return (le32_to_cpu(bhdr->binary_signature) == BINARY_SIGNATURE);
244244
}
245245

246+
static void amdgpu_discovery_harvest_config_quirk(struct amdgpu_device *adev)
247+
{
248+
/*
249+
* So far, apply this quirk only on those Navy Flounder boards which
250+
* have a bad harvest table of VCN config.
251+
*/
252+
if ((adev->ip_versions[UVD_HWIP][1] == IP_VERSION(3, 0, 1)) &&
253+
(adev->ip_versions[GC_HWIP][0] == IP_VERSION(10, 3, 2))) {
254+
switch (adev->pdev->revision) {
255+
case 0xC1:
256+
case 0xC2:
257+
case 0xC3:
258+
case 0xC5:
259+
case 0xC7:
260+
case 0xCF:
261+
case 0xDF:
262+
adev->vcn.harvest_config |= AMDGPU_VCN_HARVEST_VCN1;
263+
break;
264+
default:
265+
break;
266+
}
267+
}
268+
}
269+
246270
static int amdgpu_discovery_init(struct amdgpu_device *adev)
247271
{
248272
struct table_info *info;
@@ -548,11 +572,9 @@ void amdgpu_discovery_harvest_ip(struct amdgpu_device *adev)
548572
break;
549573
}
550574
}
551-
/* some IP discovery tables on Navy Flounder don't have this set correctly */
552-
if ((adev->ip_versions[UVD_HWIP][1] == IP_VERSION(3, 0, 1)) &&
553-
(adev->ip_versions[GC_HWIP][0] == IP_VERSION(10, 3, 2)) &&
554-
(adev->pdev->revision != 0xFF))
555-
adev->vcn.harvest_config |= AMDGPU_VCN_HARVEST_VCN1;
575+
576+
amdgpu_discovery_harvest_config_quirk(adev);
577+
556578
if (vcn_harvest_count == adev->vcn.num_vcn_inst) {
557579
adev->harvest_ip_mask |= AMD_HARVEST_IP_VCN_MASK;
558580
adev->harvest_ip_mask |= AMD_HARVEST_IP_JPEG_MASK;

‎drivers/gpu/drm/amd/amdgpu/amdgpu_drv.c‎

Lines changed: 0 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1907,11 +1907,6 @@ static int amdgpu_pci_probe(struct pci_dev *pdev,
19071907
return -ENODEV;
19081908
}
19091909

1910-
if (flags == 0) {
1911-
DRM_INFO("Unsupported asic. Remove me when IP discovery init is in place.\n");
1912-
return -ENODEV;
1913-
}
1914-
19151910
if (amdgpu_virtual_display ||
19161911
amdgpu_device_asic_has_dc_support(flags & AMD_ASIC_MASK))
19171912
supports_atomic = true;

‎drivers/gpu/drm/amd/amdgpu/amdgpu_virt.c‎

Lines changed: 7 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -625,20 +625,20 @@ void amdgpu_virt_init_data_exchange(struct amdgpu_device *adev)
625625
adev->virt.fw_reserve.p_vf2pf = NULL;
626626
adev->virt.vf2pf_update_interval_ms = 0;
627627

628-
if (adev->bios != NULL) {
629-
adev->virt.vf2pf_update_interval_ms = 2000;
628+
if (adev->mman.fw_vram_usage_va != NULL) {
629+
/* go through this logic in ip_init and reset to init workqueue*/
630+
amdgpu_virt_exchange_data(adev);
630631

632+
INIT_DELAYED_WORK(&adev->virt.vf2pf_work, amdgpu_virt_update_vf2pf_work_item);
633+
schedule_delayed_work(&(adev->virt.vf2pf_work), msecs_to_jiffies(adev->virt.vf2pf_update_interval_ms));
634+
} else if (adev->bios != NULL) {
635+
/* got through this logic in early init stage to get necessary flags, e.g. rlcg_acc related*/
631636
adev->virt.fw_reserve.p_pf2vf =
632637
(struct amd_sriov_msg_pf2vf_info_header *)
633638
(adev->bios + (AMD_SRIOV_MSG_PF2VF_OFFSET_KB << 10));
634639

635640
amdgpu_virt_read_pf2vf_data(adev);
636641
}
637-
638-
if (adev->virt.vf2pf_update_interval_ms != 0) {
639-
INIT_DELAYED_WORK(&adev->virt.vf2pf_work, amdgpu_virt_update_vf2pf_work_item);
640-
schedule_delayed_work(&(adev->virt.vf2pf_work), msecs_to_jiffies(adev->virt.vf2pf_update_interval_ms));
641-
}
642642
}
643643

644644

@@ -674,12 +674,6 @@ void amdgpu_virt_exchange_data(struct amdgpu_device *adev)
674674
if (adev->virt.ras_init_done)
675675
amdgpu_virt_add_bad_page(adev, bp_block_offset, bp_block_size);
676676
}
677-
} else if (adev->bios != NULL) {
678-
adev->virt.fw_reserve.p_pf2vf =
679-
(struct amd_sriov_msg_pf2vf_info_header *)
680-
(adev->bios + (AMD_SRIOV_MSG_PF2VF_OFFSET_KB << 10));
681-
682-
amdgpu_virt_read_pf2vf_data(adev);
683677
}
684678
}
685679

‎drivers/gpu/drm/amd/amdgpu/cik.c‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1428,6 +1428,10 @@ static int cik_asic_reset(struct amdgpu_device *adev)
14281428
{
14291429
int r;
14301430

1431+
/* APUs don't have full asic reset */
1432+
if (adev->flags & AMD_IS_APU)
1433+
return 0;
1434+
14311435
if (cik_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) {
14321436
dev_info(adev->dev, "BACO reset\n");
14331437
r = amdgpu_dpm_baco_reset(adev);

‎drivers/gpu/drm/amd/amdgpu/vi.c‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -956,6 +956,10 @@ static int vi_asic_reset(struct amdgpu_device *adev)
956956
{
957957
int r;
958958

959+
/* APUs don't have full asic reset */
960+
if (adev->flags & AMD_IS_APU)
961+
return 0;
962+
959963
if (vi_asic_reset_method(adev) == AMD_RESET_METHOD_BACO) {
960964
dev_info(adev->dev, "BACO reset\n");
961965
r = amdgpu_dpm_baco_reset(adev);

‎drivers/gpu/drm/amd/display/dc/clk_mgr/dcn20/dcn20_clk_mgr.c‎

Lines changed: 1 addition & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -38,7 +38,6 @@
3838
#include "clk/clk_11_0_0_offset.h"
3939
#include "clk/clk_11_0_0_sh_mask.h"
4040

41-
#include "irq/dcn20/irq_service_dcn20.h"
4241

4342
#undef FN
4443
#define FN(reg_name, field_name) \
@@ -223,8 +222,6 @@ void dcn2_update_clocks(struct clk_mgr *clk_mgr_base,
223222
bool force_reset = false;
224223
bool p_state_change_support;
225224
int total_plane_count;
226-
int irq_src;
227-
uint32_t hpd_state;
228225

229226
if (dc->work_arounds.skip_clock_update)
230227
return;
@@ -242,13 +239,7 @@ void dcn2_update_clocks(struct clk_mgr *clk_mgr_base,
242239
if (dc->res_pool->pp_smu)
243240
pp_smu = &dc->res_pool->pp_smu->nv_funcs;
244241

245-
for (irq_src = DC_IRQ_SOURCE_HPD1; irq_src <= DC_IRQ_SOURCE_HPD6; irq_src++) {
246-
hpd_state = dc_get_hpd_state_dcn20(dc->res_pool->irqs, irq_src);
247-
if (hpd_state)
248-
break;
249-
}
250-
251-
if (display_count == 0 && !hpd_state)
242+
if (display_count == 0)
252243
enter_display_off = true;
253244

254245
if (enter_display_off == safe_to_lower) {

‎drivers/gpu/drm/amd/display/dc/clk_mgr/dcn21/rn_clk_mgr.c‎

Lines changed: 1 addition & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -42,7 +42,6 @@
4242
#include "clk/clk_10_0_2_sh_mask.h"
4343
#include "renoir_ip_offset.h"
4444

45-
#include "irq/dcn21/irq_service_dcn21.h"
4645

4746
/* Constants */
4847

@@ -129,11 +128,9 @@ static void rn_update_clocks(struct clk_mgr *clk_mgr_base,
129128
struct dc_clocks *new_clocks = &context->bw_ctx.bw.dcn.clk;
130129
struct dc *dc = clk_mgr_base->ctx->dc;
131130
int display_count;
132-
int irq_src;
133131
bool update_dppclk = false;
134132
bool update_dispclk = false;
135133
bool dpp_clock_lowered = false;
136-
uint32_t hpd_state;
137134

138135
struct dmcu *dmcu = clk_mgr_base->ctx->dc->res_pool->dmcu;
139136

@@ -150,14 +147,8 @@ static void rn_update_clocks(struct clk_mgr *clk_mgr_base,
150147

151148
display_count = rn_get_active_display_cnt_wa(dc, context);
152149

153-
for (irq_src = DC_IRQ_SOURCE_HPD1; irq_src <= DC_IRQ_SOURCE_HPD5; irq_src++) {
154-
hpd_state = dc_get_hpd_state_dcn21(dc->res_pool->irqs, irq_src);
155-
if (hpd_state)
156-
break;
157-
}
158-
159150
/* if we can go lower, go lower */
160-
if (display_count == 0 && !hpd_state) {
151+
if (display_count == 0) {
161152
rn_vbios_smu_set_dcn_low_power_state(clk_mgr, DCN_PWR_STATE_LOW_POWER);
162153
/* update power state */
163154
clk_mgr_base->clks.pwr_state = DCN_PWR_STATE_LOW_POWER;

‎drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.c‎

Lines changed: 0 additions & 25 deletions
Original file line numberDiff line numberDiff line change
@@ -132,31 +132,6 @@ enum dc_irq_source to_dal_irq_source_dcn20(
132132
}
133133
}
134134

135-
uint32_t dc_get_hpd_state_dcn20(struct irq_service *irq_service, enum dc_irq_source source)
136-
{
137-
const struct irq_source_info *info;
138-
uint32_t addr;
139-
uint32_t value;
140-
uint32_t current_status;
141-
142-
info = find_irq_source_info(irq_service, source);
143-
if (!info)
144-
return 0;
145-
146-
addr = info->status_reg;
147-
if (!addr)
148-
return 0;
149-
150-
value = dm_read_reg(irq_service->ctx, addr);
151-
current_status =
152-
get_reg_field_value(
153-
value,
154-
HPD0_DC_HPD_INT_STATUS,
155-
DC_HPD_SENSE);
156-
157-
return current_status;
158-
}
159-
160135
static bool hpd_ack(
161136
struct irq_service *irq_service,
162137
const struct irq_source_info *info)

‎drivers/gpu/drm/amd/display/dc/irq/dcn20/irq_service_dcn20.h‎

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -31,6 +31,4 @@
3131
struct irq_service *dal_irq_service_dcn20_create(
3232
struct irq_service_init_data *init_data);
3333

34-
uint32_t dc_get_hpd_state_dcn20(struct irq_service *irq_service, enum dc_irq_source source);
35-
3634
#endif

0 commit comments

Comments
 (0)