Skip to content

Commit cdf4e63

Browse files
SpieringsAEShawn Guo
authored andcommitted
arm64: dts: freescale: tx8p-ml81: fix eqos nvmem-cells
On this SoM eqos is the primary ethernet interface, Ka-Ro fuses the address for it in eth_mac1, eth_mac2 seems to be left unfused. In their downstream u-boot they fetch it from eth_mac1 [1][2], by setting alias of eqos to ethernet0, the driver then fetches the mac address based on the alias number. Set eqos to read from eth_mac1 instead of eth_mac2. Also set fec to point at eth_mac2 as it may be fused later even though it is disabled by default. With this changed barebox is now capable of loading the correct address. Link: https://github.com/karo-electronics/karo-tx-uboot/blob/380543278410bbf04264d80a3bfbe340b8e62439/drivers/net/dwc_eth_qos.c#L1167 [1] Link: https://github.com/karo-electronics/karo-tx-uboot/blob/380543278410bbf04264d80a3bfbe340b8e62439/arch/arm/dts/imx8mp-karo.dtsi#L12 [2] Fixes: bac63d7 ("arm64: dts: freescale: add Ka-Ro Electronics tx8p-ml81 COM") Signed-off-by: Maud Spierings <maudspierings@gocontroll.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
1 parent 056c688 commit cdf4e63

1 file changed

Lines changed: 5 additions & 0 deletions

File tree

arch/arm64/boot/dts/freescale/imx8mp-tx8p-ml81.dtsi

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -47,6 +47,7 @@
4747
<&clk IMX8MP_SYS_PLL2_100M>,
4848
<&clk IMX8MP_SYS_PLL2_50M>;
4949
assigned-clock-rates = <266000000>, <100000000>, <50000000>;
50+
nvmem-cells = <&eth_mac1>;
5051
phy-handle = <&ethphy0>;
5152
phy-mode = "rmii";
5253
pinctrl-0 = <&pinctrl_eqos>;
@@ -75,6 +76,10 @@
7576
};
7677
};
7778

79+
&fec {
80+
nvmem-cells = <&eth_mac2>;
81+
};
82+
7883
&gpio1 {
7984
gpio-line-names = "SODIMM_152",
8085
"SODIMM_42",

0 commit comments

Comments
 (0)