Skip to content

Commit ce22e43

Browse files
ktbowmanbp3tk0v
authored andcommitted
tools/x86/kcpuid: Update AMD leaf Fn80000001
Add missing features to sub-leafs EAX, ECX, and EDX of 'Extended Processor Signature and Feature Bits' leaf Fn80000001. Signed-off-by: Terry Bowman <terry.bowman@amd.com> Signed-off-by: Borislav Petkov (AMD) <bp@alien8.de> Reviewed-by: Feng Tang <feng.tang@intel.com> Link: https://lore.kernel.org/r/20230206141832.4162264-3-terry.bowman@amd.com
1 parent 4e347bd commit ce22e43

1 file changed

Lines changed: 54 additions & 3 deletions

File tree

tools/arch/x86/kcpuid/cpuid.csv

Lines changed: 54 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -340,19 +340,70 @@
340340
# According to SDM
341341
# 40000000H - 4FFFFFFFH is invalid range
342342

343-
344343
# Leaf 80000001H
345344
# Extended Processor Signature and Feature Bits
346345

346+
0x80000001, 0, EAX, 27:20, extfamily, Extended family
347+
0x80000001, 0, EAX, 19:16, extmodel, Extended model
348+
0x80000001, 0, EAX, 11:8, basefamily, Description of Family
349+
0x80000001, 0, EAX, 11:8, basemodel, Model numbers vary with product
350+
0x80000001, 0, EAX, 3:0, stepping, Processor stepping (revision) for a specific model
351+
352+
0x80000001, 0, EBX, 31:28, pkgtype, Specifies the package type
353+
347354
0x80000001, 0, ECX, 0, lahf_lm, LAHF/SAHF available in 64-bit mode
355+
0x80000001, 0, ECX, 1, cmplegacy, Core multi-processing legacy mode
356+
0x80000001, 0, ECX, 2, svm, Indicates support for: VMRUN, VMLOAD, VMSAVE, CLGI, VMMCALL, and INVLPGA
357+
0x80000001, 0, ECX, 3, extapicspace, Extended APIC register space
358+
0x80000001, 0, ECX, 4, altmovecr8, Indicates support for LOCK MOV CR0 means MOV CR8
348359
0x80000001, 0, ECX, 5, lzcnt, LZCNT
360+
0x80000001, 0, ECX, 6, sse4a, EXTRQ, INSERTQ, MOVNTSS, and MOVNTSD instruction support
361+
0x80000001, 0, ECX, 7, misalignsse, Misaligned SSE Mode
349362
0x80000001, 0, ECX, 8, prefetchw, PREFETCHW
350-
363+
0x80000001, 0, ECX, 9, osvw, OS Visible Work-around support
364+
0x80000001, 0, ECX, 10, ibs, Instruction Based Sampling
365+
0x80000001, 0, ECX, 11, xop, Extended operation support
366+
0x80000001, 0, ECX, 12, skinit, SKINIT and STGI support
367+
0x80000001, 0, ECX, 13, wdt, Watchdog timer support
368+
0x80000001, 0, ECX, 15, lwp, Lightweight profiling support
369+
0x80000001, 0, ECX, 16, fma4, Four-operand FMA instruction support
370+
0x80000001, 0, ECX, 17, tce, Translation cache extension
371+
0x80000001, 0, ECX, 22, TopologyExtensions, Indicates support for Core::X86::Cpuid::CachePropEax0 and Core::X86::Cpuid::ExtApicId
372+
0x80000001, 0, ECX, 23, perfctrextcore, Indicates support for Core::X86::Msr::PERF_CTL0 - 5 and Core::X86::Msr::PERF_CTR
373+
0x80000001, 0, ECX, 24, perfctrextdf, Indicates support for Core::X86::Msr::DF_PERF_CTL and Core::X86::Msr::DF_PERF_CTR
374+
0x80000001, 0, ECX, 26, databreakpointextension, Indicates data breakpoint support for Core::X86::Msr::DR0_ADDR_MASK, Core::X86::Msr::DR1_ADDR_MASK, Core::X86::Msr::DR2_ADDR_MASK and Core::X86::Msr::DR3_ADDR_MASK
375+
0x80000001, 0, ECX, 27, perftsc, Performance time-stamp counter supported
376+
0x80000001, 0, ECX, 28, perfctrextllc, Indicates support for L3 performance counter extensions
377+
0x80000001, 0, ECX, 29, mwaitextended, MWAITX and MONITORX capability is supported
378+
0x80000001, 0, ECX, 30, admskextn, Indicates support for address mask extension (to 32 bits and to all 4 DRs) for instruction breakpoints
379+
380+
0x80000001, 0, EDX, 0, fpu, x87 floating point unit on-chip
381+
0x80000001, 0, EDX, 1, vme, Virtual-mode enhancements
382+
0x80000001, 0, EDX, 2, de, Debugging extensions, IO breakpoints, CR4.DE
383+
0x80000001, 0, EDX, 3, pse, Page-size extensions (4 MB pages)
384+
0x80000001, 0, EDX, 4, tsc, Time stamp counter, RDTSC/RDTSCP instructions, CR4.TSD
385+
0x80000001, 0, EDX, 5, msr, Model-specific registers (MSRs), with RDMSR and WRMSR instructions
386+
0x80000001, 0, EDX, 6, pae, Physical-address extensions (PAE)
387+
0x80000001, 0, EDX, 7, mce, Machine Check Exception, CR4.MCE
388+
0x80000001, 0, EDX, 8, cmpxchg8b, CMPXCHG8B instruction
389+
0x80000001, 0, EDX, 9, apic, advanced programmable interrupt controller (APIC) exists and is enabled
351390
0x80000001, 0, EDX, 11, sysret, SYSCALL/SYSRET supported
391+
0x80000001, 0, EDX, 12, mtrr, Memory-type range registers
392+
0x80000001, 0, EDX, 13, pge, Page global extension, CR4.PGE
393+
0x80000001, 0, EDX, 14, mca, Machine check architecture, MCG_CAP
394+
0x80000001, 0, EDX, 15, cmov, Conditional move instructions, CMOV, FCOMI, FCMOV
395+
0x80000001, 0, EDX, 16, pat, Page attribute table
396+
0x80000001, 0, EDX, 17, pse36, Page-size extensions
352397
0x80000001, 0, EDX, 20, exec_dis, Execute Disable Bit available
398+
0x80000001, 0, EDX, 22, mmxext, AMD extensions to MMX instructions
399+
0x80000001, 0, EDX, 23, mmx, MMX instructions
400+
0x80000001, 0, EDX, 24, fxsr, FXSAVE and FXRSTOR instructions
401+
0x80000001, 0, EDX, 25, ffxsr, FXSAVE and FXRSTOR instruction optimizations
353402
0x80000001, 0, EDX, 26, 1gb_page, 1GB page supported
354403
0x80000001, 0, EDX, 27, rdtscp, RDTSCP and IA32_TSC_AUX are available
355-
#0x80000001, 0, EDX, 29, 64b, 64b Architecture supported
404+
0x80000001, 0, EDX, 29, lm, 64b Architecture supported
405+
0x80000001, 0, EDX, 30, threednowext, AMD extensions to 3DNow! instructions
406+
0x80000001, 0, EDX, 31, threednow, 3DNow! instructions
356407

357408
# Leaf 80000002H/80000003H/80000004H
358409
# Processor Brand String

0 commit comments

Comments
 (0)