Skip to content

Commit d024ca2

Browse files
chnguyen-ampereshenki
authored andcommitted
ARM: dts: aspeed: mtmitchell: Add I2C NVMe alias port
Adds the I2C alias ports to each NVMe drive via the backplane card. Besides that, it also adds the eeprom and temperature sensor on the backplane card. Signed-off-by: Chanh Nguyen <chanh@os.amperecomputing.com> Reviewed-by: Joel Stanley <joel@jms.id.au> Link: https://lore.kernel.org/r/20231005035525.19036-8-chanh@os.amperecomputing.com Signed-off-by: Joel Stanley <joel@jms.id.au>
1 parent 8098d06 commit d024ca2

1 file changed

Lines changed: 267 additions & 0 deletions

File tree

arch/arm/boot/dts/aspeed/aspeed-bmc-ampere-mtmitchell.dts

Lines changed: 267 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -14,6 +14,42 @@
1414
aliases {
1515
serial7 = &uart8;
1616
serial8 = &uart9;
17+
18+
/*
19+
* I2C NVMe alias port
20+
*/
21+
i2c100 = &backplane_0;
22+
i2c48 = &nvmeslot_0;
23+
i2c49 = &nvmeslot_1;
24+
i2c50 = &nvmeslot_2;
25+
i2c51 = &nvmeslot_3;
26+
i2c52 = &nvmeslot_4;
27+
i2c53 = &nvmeslot_5;
28+
i2c54 = &nvmeslot_6;
29+
i2c55 = &nvmeslot_7;
30+
31+
i2c101 = &backplane_1;
32+
i2c56 = &nvmeslot_8;
33+
i2c57 = &nvmeslot_9;
34+
i2c58 = &nvmeslot_10;
35+
i2c59 = &nvmeslot_11;
36+
i2c60 = &nvmeslot_12;
37+
i2c61 = &nvmeslot_13;
38+
i2c62 = &nvmeslot_14;
39+
i2c63 = &nvmeslot_15;
40+
41+
i2c102 = &backplane_2;
42+
i2c64 = &nvmeslot_16;
43+
i2c65 = &nvmeslot_17;
44+
i2c66 = &nvmeslot_18;
45+
i2c67 = &nvmeslot_19;
46+
i2c68 = &nvmeslot_20;
47+
i2c69 = &nvmeslot_21;
48+
i2c70 = &nvmeslot_22;
49+
i2c71 = &nvmeslot_23;
50+
51+
i2c80 = &nvme_m2_0;
52+
i2c81 = &nvme_m2_1;
1753
};
1854

1955
chosen {
@@ -521,6 +557,237 @@
521557

522558
&i2c9 {
523559
status = "okay";
560+
i2c-mux@70 {
561+
compatible = "nxp,pca9548";
562+
#address-cells = <1>;
563+
#size-cells = <0>;
564+
reg = <0x70>;
565+
i2c-mux-idle-disconnect;
566+
567+
backplane_1: i2c@0 {
568+
#address-cells = <1>;
569+
#size-cells = <0>;
570+
reg = <0x0>;
571+
572+
eeprom@50 {
573+
compatible = "atmel,24c64";
574+
reg = <0x50>;
575+
pagesize = <32>;
576+
};
577+
578+
i2c-mux@71 {
579+
compatible = "nxp,pca9548";
580+
#address-cells = <1>;
581+
#size-cells = <0>;
582+
reg = <0x71>;
583+
i2c-mux-idle-disconnect;
584+
585+
nvmeslot_8: i2c@0 {
586+
#address-cells = <1>;
587+
#size-cells = <0>;
588+
reg = <0x0>;
589+
};
590+
nvmeslot_9: i2c@1 {
591+
#address-cells = <1>;
592+
#size-cells = <0>;
593+
reg = <0x1>;
594+
};
595+
nvmeslot_10: i2c@2 {
596+
#address-cells = <1>;
597+
#size-cells = <0>;
598+
reg = <0x2>;
599+
};
600+
nvmeslot_11: i2c@3 {
601+
#address-cells = <1>;
602+
#size-cells = <0>;
603+
reg = <0x3>;
604+
};
605+
nvmeslot_12: i2c@4 {
606+
#address-cells = <1>;
607+
#size-cells = <0>;
608+
reg = <0x4>;
609+
};
610+
nvmeslot_13: i2c@5 {
611+
#address-cells = <1>;
612+
#size-cells = <0>;
613+
reg = <0x5>;
614+
};
615+
nvmeslot_14: i2c@6 {
616+
#address-cells = <1>;
617+
#size-cells = <0>;
618+
reg = <0x6>;
619+
};
620+
nvmeslot_15: i2c@7 {
621+
#address-cells = <1>;
622+
#size-cells = <0>;
623+
reg = <0x7>;
624+
};
625+
};
626+
627+
tmp432@4c {
628+
compatible = "ti,tmp75";
629+
reg = <0x4c>;
630+
};
631+
};
632+
633+
backplane_2: i2c@2 {
634+
#address-cells = <1>;
635+
#size-cells = <0>;
636+
reg = <0x2>;
637+
638+
eeprom@50 {
639+
compatible = "atmel,24c64";
640+
reg = <0x50>;
641+
pagesize = <32>;
642+
};
643+
644+
i2c-mux@71 {
645+
compatible = "nxp,pca9548";
646+
#address-cells = <1>;
647+
#size-cells = <0>;
648+
reg = <0x71>;
649+
i2c-mux-idle-disconnect;
650+
651+
nvmeslot_16: i2c@0 {
652+
#address-cells = <1>;
653+
#size-cells = <0>;
654+
reg = <0x0>;
655+
};
656+
nvmeslot_17: i2c@1 {
657+
#address-cells = <1>;
658+
#size-cells = <0>;
659+
reg = <0x1>;
660+
};
661+
nvmeslot_18: i2c@2 {
662+
#address-cells = <1>;
663+
#size-cells = <0>;
664+
reg = <0x2>;
665+
};
666+
nvmeslot_19: i2c@3 {
667+
#address-cells = <1>;
668+
#size-cells = <0>;
669+
reg = <0x3>;
670+
};
671+
nvmeslot_20: i2c@4 {
672+
#address-cells = <1>;
673+
#size-cells = <0>;
674+
reg = <0x4>;
675+
};
676+
nvmeslot_21: i2c@5 {
677+
#address-cells = <1>;
678+
#size-cells = <0>;
679+
reg = <0x5>;
680+
};
681+
nvmeslot_22: i2c@6 {
682+
#address-cells = <1>;
683+
#size-cells = <0>;
684+
reg = <0x6>;
685+
};
686+
nvmeslot_23: i2c@7 {
687+
#address-cells = <1>;
688+
#size-cells = <0>;
689+
reg = <0x7>;
690+
};
691+
};
692+
693+
tmp432@4c {
694+
compatible = "ti,tmp75";
695+
reg = <0x4c>;
696+
};
697+
};
698+
699+
backplane_0: i2c@4 {
700+
#address-cells = <1>;
701+
#size-cells = <0>;
702+
reg = <0x4>;
703+
704+
eeprom@50 {
705+
compatible = "atmel,24c64";
706+
reg = <0x50>;
707+
pagesize = <32>;
708+
};
709+
710+
i2c-mux@71 {
711+
compatible = "nxp,pca9548";
712+
#address-cells = <1>;
713+
#size-cells = <0>;
714+
reg = <0x71>;
715+
i2c-mux-idle-disconnect;
716+
717+
nvmeslot_0: i2c@0 {
718+
#address-cells = <1>;
719+
#size-cells = <0>;
720+
reg = <0x0>;
721+
};
722+
nvmeslot_1: i2c@1 {
723+
#address-cells = <1>;
724+
#size-cells = <0>;
725+
reg = <0x1>;
726+
};
727+
nvmeslot_2: i2c@2 {
728+
#address-cells = <1>;
729+
#size-cells = <0>;
730+
reg = <0x2>;
731+
};
732+
nvmeslot_3: i2c@3 {
733+
#address-cells = <1>;
734+
#size-cells = <0>;
735+
reg = <0x3>;
736+
};
737+
nvmeslot_4: i2c@4 {
738+
#address-cells = <1>;
739+
#size-cells = <0>;
740+
reg = <0x4>;
741+
};
742+
nvmeslot_5: i2c@5 {
743+
#address-cells = <1>;
744+
#size-cells = <0>;
745+
reg = <0x5>;
746+
};
747+
nvmeslot_6: i2c@6 {
748+
#address-cells = <1>;
749+
#size-cells = <0>;
750+
reg = <0x6>;
751+
};
752+
nvmeslot_7: i2c@7 {
753+
#address-cells = <1>;
754+
#size-cells = <0>;
755+
reg = <0x7>;
756+
};
757+
};
758+
759+
tmp432@4c {
760+
compatible = "ti,tmp75";
761+
reg = <0x4c>;
762+
};
763+
};
764+
765+
i2c@7 {
766+
#address-cells = <1>;
767+
#size-cells = <0>;
768+
reg = <0x7>;
769+
770+
i2c-mux@71 {
771+
compatible = "nxp,pca9546";
772+
#address-cells = <1>;
773+
#size-cells = <0>;
774+
reg = <0x71>;
775+
i2c-mux-idle-disconnect;
776+
777+
nvme_m2_0: i2c@0 {
778+
#address-cells = <1>;
779+
#size-cells = <0>;
780+
reg = <0x0>;
781+
};
782+
783+
nvme_m2_1: i2c@1 {
784+
#address-cells = <1>;
785+
#size-cells = <0>;
786+
reg = <0x1>;
787+
};
788+
};
789+
};
790+
};
524791
};
525792

526793
&i2c11 {

0 commit comments

Comments
 (0)